



## FDC653N N-Channel Enhancement Mode Field Effect Transistor

### General Description

This N-Channel enhancement mode power field effect transistors is produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

### Features

- 5 A, 30 V.  $R_{DS(ON)} = 0.035 \Omega$  @  $V_{GS} = 10$  V  
 $R_{DS(ON)} = 0.055 \Omega$  @  $V_{GS} = 4.5$  V.
- Proprietary SuperSOT™-6 package design using copper lead frame for superior thermal and electrical capabilities.
- High density cell design for extremely low  $R_{DS(ON)}$ .
- Exceptional on-resistance and maximum DC current capability.



### Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$  unless otherwise note

Symbol	Parameter	FDC653N	Units
$V_{DSS}$	Drain-Source Voltage	30	V
$V_{GSS}$	Gate-Source Voltage - Continuous	$\pm 20$	V
$I_D$	Drain Current - Continuous - Pulsed	5	A
	(Note 1a)	15	
$P_D$	Maximum Power Dissipation (Note 1a)	1.6	W
	(Note 1b)	0.8	
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150	°C

### THERMAL CHARACTERISTICS

$R_{QJA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
$R_{QJC}$	Thermal Resistance, Junction-to-Case (Note 1)	30	°C/W

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>OFF CHARACTERISTICS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$ , $I_D = 250 \mu\text{A}$	30			V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		31		$\text{mV}^\circ\text{C}$
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 24 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$ $T_J = 55^\circ\text{C}$			1	$\mu\text{A}$
$I_{\text{GSSF}}$	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$			100	nA
$I_{\text{GSSR}}$	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$			-100	nA
<b>ON CHARACTERISTICS</b> (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250 \mu\text{A}$	1	1.7	2	V
$\Delta V_{\text{GS(th)}}/\Delta T_J$	Gate Threshold Voltage Temp. Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		-4.2		$\text{mV}^\circ\text{C}$
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10 \text{ V}$ , $I_D = 5 \text{ A}$ $T_J = 125^\circ\text{C}$		0.027	0.035	$\Omega$
		$V_{\text{GS}} = 4.5 \text{ V}$ , $I_D = 4.2 \text{ A}$		0.042	0.056	
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = 10 \text{ V}$ , $V_{\text{DS}} = 5 \text{ V}$	8			A
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}} = 10 \text{ V}$ , $I_D = 5 \text{ A}$		6.2		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = 15 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$ ,		350		pF
$C_{\text{oss}}$	Output Capacitance	$f = 1.0 \text{ MHz}$		220		pF
$C_{\text{rss}}$	Reverse Transfer Capacitance			80		pF
<b>SWITCHING CHARACTERISTICS</b> (Note 2)						
$t_{\text{D(on)}}$	Turn - On Delay Time	$V_{\text{DD}} = 10 \text{ V}$ , $I_D = 1 \text{ A}$ ,		7.5	15	ns
$t_r$	Turn - On Rise Time	$V_{\text{GS}} = 4.5 \text{ V}$ , $R_{\text{GEN}} = 6 \Omega$		12	25	ns
$t_{\text{D(off)}}$	Turn - Off Delay Time			13	25	ns
$t_f$	Turn - Off Fall Time			6	15	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = 15 \text{ V}$ , $I_D = 5 \text{ A}$ ,		12	17	nC
$Q_{\text{gs}}$	Gate-Source Charge	$V_{\text{GS}} = 10 \text{ V}$		2.1		nC
$Q_{\text{gd}}$	Gate-Drain Charge			2.6		nC
<b>DRAIN-SOURCE DIODE CHARACTERISTICS</b>						
$I_s$	Continuous Source Diode Current				1.3	A
$V_{\text{SD}}$	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}$ , $I_s = 1.3 \text{ A}$ (Note 2) $T_J = 125^\circ\text{C}$		0.75	1.2	V

Notes:

- $R_{\text{JCA}}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\text{JCA}}$  is guaranteed by design while  $R_{\text{PCA}}$  is determined by the user's board design.
  - 78°C/W when mounted on a minimum on a 1 in<sup>2</sup> pad of 2oz Cu in FR-4 board.
  - 156°C/W when mounted on a minimum pad of 2oz Cu in FR-4 board.
- Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On Resistance Variation with Gate-To-Source Voltage.




Figure 5. Transfer Characteristics.






Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.


## Typical Electrical And Thermal Characteristics




**Figure 7. Gate Charge Characteristics.**




**Figure 8. Capacitance Characteristics.**



**Figure 9. Maximum Safe Operating Area.**



**Figure 10. Single Pulse Maximum Power Dissipation.**



**Figure 11. Transient Thermal Response Curve.**

Note: Thermal characterization performed using the conditions described in note 1b. Transient thermal response will change depending on the circuit board design.