
- Wide Operating Voltage Range of 2 V to 6 V
- High-Current Inverting Outputs Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 14 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion With Storage
- Asynchronous Parallel Clear
- Active-High Decoder
- Enable Input Simplifies Expansion
- Expandable for n-Bit Applications
- Four Distinct Functional Modes


### description/ordering information

These 8-bit addressable latches are designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches and being a 1-of-8 decoder or demultiplexer with active-high outputs.

### SN54HC259 . . . J OR W PACKAGE SN74HC259 . . . D, N, NS, OR PW PACKAGE (TOP VIEW)



SN54HC259 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

### **ORDERING INFORMATION**

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube of 25	SN74HC259N	SN74HC259N	
		Tube of 40	SN74HC259D		
	SOIC - D	Reel of 2500	SN74HC259DR	HC259	
-40°C to 85°C		Reel of 250	SN74HC259DT		
	SOP - NS	Reel of 2000	SN74HC259NSR	HC259	
		Reel of 2000	SN74HC259PWR	110050	
	TSSOP – PW	Reel of 250	SN74HC259PWT	HC259	
	CDIP – J	Tube of 25	SNJ54HC259J	SNJ54HC259J	
–55°C to 125°C	CFP – W	Tube of 150	SNJ54HC259W	SNJ54HC259W	
	LCCC - FK	Tube of 55	SNJ54HC259FK	SNJ54HC259FK	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS134E - DECEMBER 1982 - REVISED SEPTEMBER 2003

### description/ordering information (continued)

Four distinct modes of operation are selectable by controlling the clear  $(\overline{CLR})$  and enable  $(\overline{G})$  inputs. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch follows the data input, with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches,  $\overline{G}$  should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output follows the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

### **Function Tables**


#### **FUNCTION**

INPL	JTS	OUTPUT OF ADDRESSED	EACH OTHER	FUNCTION
CLR	G	LATCH	OUTPUT	FUNCTION
Н	L	D	Q <sub>iO</sub>	Addressable latch
Н	Н	$Q_{iO}$	$Q_{iO}$	Memory
L	L	D	L	8-line demultiplexer
L	Н	L	L	Clear

#### **LATCH SELECTION**


SEL	ECT INP	LATCH	
S2	S1	S0	ADDRESSED
L	L	L	0
L	L	Н	1
L	Н	L	2
L	Н	Н	3
Н	L	L	4
Н	L	Н	5
Н	Н	L	6
Н	Н	Н	7

# logic diagram



Pin numbers shown are for the D, J, N, NS, PW, and W packages.

### logic diagram, each internal latch (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	ee Note 1)	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CO}$		
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )		
Continuous current through V <sub>CC</sub> or GND		±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	: D package	
	N package	67°C/W
	NS package	64°C/W
	PW package	108°C/W
Storage temperature range, T <sub>stq</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 3)

			SN	154HC25	59	SN	174HC25	9	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
$\vee_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		VCC = 6 V	4.2			4.2			
	Low-level input voltage	V <sub>CC</sub> = 2 V			0.5			0.5	V
VIL		V <sub>CC</sub> = 4.5 V			1.35			1.35	
		V <sub>CC</sub> = 6 V			1.8			1.8	
VI	Input voltage		0		VCC	0		VCC	V
Vo	Output voltage		0		VCC	0		VCC	V
		V <sub>CC</sub> = 2 V			1000			1000	
Δt/Δν	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500			500	ns
		V <sub>CC</sub> = 6 V			400			400	
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

24244555	TEST CONDITIONS		.,	Т	A = 25°C	;	SN54HC259		SN74HC259		LINUT
PARAMETER	TEST CC	INDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		$I_{OH} = -20  \mu A$	4.5 V	4.4	4.499		4.4		4.4		
VOH	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
			2 V		0.002	0.1		0.1		0.1	
	VI = VIH or VIL	I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	
VOL			6 V		0.001	0.1		0.1		0.1	V
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		160		80	μΑ
C <sub>i</sub>			2 V to 6 V		3	10	·	10		10	pF

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

					25°C	SN54F	IC259	SN74H	IC259	
			vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	80		120		100		
		CLR low	4.5 V	16		24		20		
t <sub>W</sub>	B. 1. 11		6 V	14		20		17		
	Pulse duration	G low	2 V	80		120		100		ns
			4.5 V	16		24		20		
			6 V	14		20		17		
			2 V	75		115		95		
t <sub>su</sub>	Setup time, data or address before $\overline{G} \! \uparrow$		4.5 V	15		23		19		ns
			6 V	13		20		16		
			2 V	5		5		5		
th	Hold time, data or address after $\overline{G}\!\!\uparrow$		4.5 V	5		5		5		ns
			6 V	5		5		5		

# SN54HC259, SN74HC259 8-BIT ADDRESSABLE LATCHES

SCLS134E - DECEMBER 1982 - REVISED SEPTEMBER 2003

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


242445	FROM	то	.,	T,	ղ = 25°C	;	SN54H	IC259	SN74H	C259	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		60	150		225		190	
tPHL	CLR	Any Q	4.5 V		18	30		45		38	ns
			6 V		14	26		38		32	
			2 V		56	130		195		165	
	Data	Any Q	4.5 V		17	26		39		33	ns
			6 V		13	22		33		28	
	Address	Any Q	2 V		74	200		300		250	
<sup>t</sup> pd			4.5 V		21	40		60		50	
·			6 V		17	34		51		43	
			2 V		66	170		255		215	
	G	Any Q	4.5 V		20	34		51		43	]
			6 V		16	29		43		37	
			2 V		28	75		110		95	
t <sub>t</sub>		Any	4.5 V		8	15		22		19	ns
-			6 V		6	13		19		16	

# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per latch	No load	33	pF



### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 6 \ ns$ ,  $t_f = 6 \ ns$ .
- C. The outputs are measured one at a time with one input transition per measurement.
- D. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





ti.com 28-Feb-2005

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)
85519012A	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
8551901EA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
8551901FA	ACTIVE	CFP	W	16	1	None	Call TI	Level-NC-NC-NC
JM38510/65402BEA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
SN54HC259J	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
SN74HC259D	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74HC259DR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74HC259DT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74HC259N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74HC259NSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74HC259PWLE	OBSOLETE	TSSOP	PW	16		None	Call TI	Call TI
SN74HC259PWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74HC259PWT	ACTIVE	TSSOP	PW	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SNJ54HC259FK	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
SNJ54HC259J	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F16)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated