www.ti.com.cn

采用 TSOT 和 2 mm x 2 mm x 0.8 mm QFN 封装的 2.25MHz、600mA

降压型转换器

查询样品: TPS62560, TPS62561, TPS62562

特性

- 输出电流高达 600mA
- V_{IN} 范围: 2.5V 至 5.5V
- 在 PWM 模式中输出电压准确度为 ±2.5%
- 典型静态电流: 15µA
- 100% 占空比用于实现最低的压降
- 软起动
- 采用小型 TSOT 封装和
 2 mm x 2 mm x 0.8 mm QFN 封装
- 如需改善的特性集,请查阅 TPS62260 的相关信息

应用

- PDA、袖珍型 PC、便携式媒体播放器
- 低功耗 DSP 电源
- POL 应用

说明


TPS62560 器件是一款高效率同步降压型转换器,专为电池供电型便携式应用而优化。 它可从诸如单节锂 离子电池或其他常见化学组成的 AA 或 AAA 型电池提供高达 1000mA 的输出电流。


凭借 2.5V 至 5.5V 的输入电压范围,该器件适合给众 多的便携手持式设备或 POL 应用供电。

TPS62560 系列工作于 2.25MHz 的固定开关频率,并在轻负载电流条件下进入节能模式 (Power Save Mode) 操作,以在整个负载电流范围内保持高效率。

该节能模式专为实现低输出电压纹波而优化。 对于低噪声应用,可通过将 MODE 引脚拉至高电平强制器件进入固定频率PWM模式。 在关断模式中,电流消耗减小至 1µA 以下。 TPS62560 允许使用小的电感器和电容器,以实现小巧的解决方案外形尺寸。

TPS62560 和 TPS62562 采用 2 mm x 2 mm、6 端脚 QFN 封装,而 TPS62561 则采用 5 端脚 TSOT23 封装。







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





这些装置包含有限的内置 ESD 保护。

存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

ORDERING INFORMATION

T _A	PART NUMBER ⁽¹⁾	(a) PACKAGE(3)		PACKAGE DESIGNATOR	ORDERING	PACKAGE MARKING
–40°C to 85°C	TPS62560	Adjustable	QFN 2×2-6	DRV	TPS62560DRV	CEY
–40°C to 85°C	TPS62561	Adjustable	TSOT-23-5	DDC	TPS62561DDC	CVO
–40°C to 85°C	TPS62562	1.8-V fixed	QFN 2×2-6	DRV	TPS62562DRV	NXT

- (1) The DRV (2-mm x 2-mm 6-terminal QFN) and the DDC (TSOT-23-5) packages are available in tape on reel. Add R suffix to order quantities of 3000 parts per reel and T suffix to order quantities with 250 parts per reel.
- (2) Contact TI for other fixed-output-voltage options.
- (3) For the most-current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

			VALUE	UNIT
	Input voltage range (2)		–0.3 to 7	
	Voltage range at EN, MODE		-0.3 to $V_{IN} + 0.3$, ≤ 7	V
	Voltage on SW		–0.3 to 7	
	Peak output current		Internally limited	Α
		HBM human-body model	2	kV
	ESD rating (3)	CDM charged-device model	1	KV
		Machine model	200	V
TJ	Maximum operating junction temperature		-40 to 125	°C
T _{stg}	Storage temperature range		-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground terminal.

DISSIPATION RATINGS

PACKAGE	$R_{\theta JA}$	POWER RATING FOR T _A ≤ 25°C	DERATING FACTOR ABOVE T _A = 25°C
DRV	76°C/W	1300 mW	13 mW/°C
DDC	250°C/W	400 mW	4 mW/°C

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM MAX	UNIT
V_{IN}	Supply voltage	2.5	5.	5 V
	Output voltage range for adjustable voltage	0.85	V_{I}	۷ V
T_A	Operating ambient temperature	-40	8	°C
T_J	Operating junction temperature	-40	12	5 °C

⁽³⁾ The human-body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each terminal. The machine model is a 200-pF capacitor discharged directly into each terminal.



ELECTRICAL CHARACTERISTICS

Over full operating ambient temperature range, typical values are at T_A = 25°C. Unless otherwise noted, specifications apply for condition V_{IN} = EN = 3.6 V. External components C_{IN} = 4.7 μF 0603, C_{OUT} = 10 μF 0603, L = 2.2 μH ; see the Parameter Measurement Information section.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
V _{IN}	Input voltage range		2.5		5.5	V
I _{OUT}	Output current	V _{IN} 2.5 V to 5.5 V			600	mA
		I _{OUT} = 0 mA, PFM mode enabled (MODE = GND), device not switching		15		
lQ	Operating quiescent current	I_{OUT} = 0 mA, PFM mode enabled (MODE = GND), device switching, V_{OUT} = 1.8 V, See ⁽¹⁾		18.5		μΑ
		$I_{OUT} = 0$ mA, switching with no load (MODE = V_{IN}), PWM operation, $V_{OUT} = 1.8$ V, $V_{IN} = 3$ V		3.8		mA
I _{SD}	Shutdown current	EN = GND		0.5		μΑ
111/1/0		Falling		1.85		
UVLO	Undervoltage lockout threshold	Rising		1.95		V
ENABLE,	MODE				l.	
V _{IH}	High-level input voltage, EN, MODE	2 V ≤ V _{IN} ≤ 5.5 V	1		V _{IN}	V
V _{IL}	Low-level input voltage, EN, MODE	2 V ≤ V _{IN} ≤ 5.5 V	0		0.4	V
I _{IN}	Input bias current, EN, MODE	EN, MODE = GND or V _{IN}		0.01	1	μΑ
POWER S	WITCH		*			
_	High side MOSFET on-resistance	V V 00V T 05°0		252	492	mΩ
R _{DS(on)}	Low side MOSFET on-resistance	$V_{IN} = V_{GS} = 3.6 \text{ V}, T_A = 25^{\circ}\text{C}$		194	391	
I _{LIMF}	Forward current limit, high and low side MOSFET	V _{IN} = V _{GS} = 3.6 V	0.8	1	1.2	Α
_	Thermal shutdown	Increasing junction temperature		140		°C
T _{SD}	Thermal-shutdown hysteresis	Decreasing junction temperature		20		C
OSCILLAT	OR					
f _{SW}	Oscillator frequency	2 V ≤ V _{IN} ≤ 5.5 V		2.25		MHz
OUTPUT						
V _{OUT}	Adjustable-output voltage range		0.85		V_{IN}	V
V _{OUT}	TPS62562 fixed output voltage	V _{IN} ≥ 1.8 V		1.8		V
V _{ref}	Reference voltage			600		mV
	Feedback voltage, PWM mode	MODE = V_{IN} , PWM operation, for fixed-output-voltage versions $V_{FB} = V_{OUT}$, 2.5 V \leq V _{IN} \leq 5.5 V, 0 mA \leq I _{OUT} \leq 600 mA ⁽²⁾	-2.5%	0%	2.5%	
V_{FB}	Feedback voltage, PFM mode	MODE = GND, device in PFM mode, voltage positioning active ⁽¹⁾		1%		
	Load regulation	PWM mode		-1		%/A
t _{Start Up}	Start-up time	Time from active EN to reach 95% of V _{OUT} nominal		500		μs
t _{Ramp}	V _{OUT} ramp-up time	Time to ramp from 5% to 95% of V _{OUT}		250		μs
I _{lkg}	Leakage current into SW terminal	$V_{IN} = 3.6 \text{ V}, V_{IN} = V_{OUT} = V_{SW}, \text{ EN = GND}^{(3)}$		0.5	1	μA

In PFM mode, the internal reference voltage is set to typ. 1.01 × V_{ref}. See the Parameter Measurement Information section.

For $V_{\rm IN} = V_{\rm OUT} + 0.6 \ V$ In fixed-output-voltage versions, the internal resistor divider network is disconnected from the FB terminal.



PIN ASSIGNMENTS





图 1.

PIN FUNCTIONS


	PIN						
NAME	No. QFN-6	No. TSOT23-5	I/O	DESCRIPTION			
EN	4	3	I	This is the enable terminal of the device. Pulling this terminal to low forces the device into shutdown mode. Pulling this terminal to high enables the device. This terminal must be terminated.			
FB	3	4	I	Feedback terminal for the internal regulation loop. Connect the external resistor divider to this terminal. In the fixed-output-voltage option, connect this terminal directly to the output capacitor.			
GND	6	2	_	GND supply terminal			
MODE	2	_	I	This terminal is only available as an QFN package option. MODE terminal = high forces the device to operate in the fixed-frequency PWM mode. MODE terminal = low enables the power-save mode with automatic transition from PFM mode to fixed-frequency PWM mode.			
SW	1	5	0	This is the switch terminal and is connected to the internal MOSFET switches. Connect the external inductor between this terminal and the output capacitor.			
V _{IN}	5	1	_	V _{IN} power-supply terminal			



FUNCTIONAL BLOCK DIAGRAM



PARAMETER MEASUREMENT INFORMATION



L: LPS3015, 2.2 μ H, 110 $m\Omega$

 $\rm C_{IN}$: GRM188R60J475K, 4.7 μF , Murata, 0603 size $\rm C_{OUT}$: GRM188R60J106M, 10 μF , Murata, 0603 size





TYPICAL CHARACTERISTICS

表 1. Table of Graphs


		FIGURE				
	vs Output Current, V _{OUT} = 1.8 V, Power Save Mode, MODE = GND	图 2				
	vs Output Current, V _{OUT} = 1.8 V, PWM Mode, MODE = V _{IN}	图 3				
- F#:sissas	vs Output Current, V _{OUT} = 3.3 V, PWM Mode, MODE = V _{IN}	图 4				
η Efficiency	vs Output Current, V _{OUT} = 3.3 V, Power Save Mode, MODE = GND	图 5				
	vs Output Current, MODE = V _{IN}	图 6				
	vs Output Current, MODE = GND	图 7				
Typical Operation	PWM Mode, V _{OUT} = 1.8 V	图 8				
Mada Tunnikian	MODE Terminal Transition From PFM to Forced PWM Mode at Light Load	图 9				
Mode Transition	MODE Terminal Transition From Forced PWM to PFM Mode at Light Load	图 10				
Start-up Timing		图 11				
	Forced PWM Mode, V _{OUT} = 1.5 V, 50 mA to 200 mA	图 12				
	Forced PWM Mode, V _{OUT} = 1.5 V, 200 mA to 400 mA	图 13				
	Forced PFM Mode to PWM Mode, V _{OUT} = 1.5 V, 150 µA to 400 mA	图 14				
	Forced PWM Mode to PFM Mode, V_{OUT} = 1.5 V, 400 mA to 150 μA	图 15				
Load Transient	PFM Mode, V _{OUT} = 1.5 V, 1.5 mA to 50 mA	图 16				
	PFM Mode, V _{OUT} = 1.5 V, 50 mA to 1.5 mA	图 17				
	PFM Mode to PWM Mode, V _{OUT} = 1.8 V, 50 mA to 250 mA	图 18				
	PFM Mode to PWM Mode, V _{OUT} = 1.5 V, 50 mA to 400 mA	图 19				
	PWM Mode to PFM Mode, V _{OUT} = 1.5 V, 400 mA to 50 mA	图 20				
Line Transient	PFM Mode, V _{OUT} = 1.8 V, 50 mA	图 21				
Line Transient	PFM Mode, V _{OUT} = 1.8 V, 250 mA					
Torrisol Or soution	PFM Mode, V_{OUT} Ripple, V_{OUT} = 1.8 V, 10 mA, L = 2.2 μ H, C_{OUT} = 10 μ F	图 23				
Typical Operation	PFM Mode, V_{OUT} Ripple, V_{OUT} = 1.8 V, 10 mA, L = 4.7 μ H, C_{OUT} = 10 μ F	图 24				
Quiescent Current	vs Input Voltage, (T _A = 85°C, T _A = 25°C, T _A = -40°C)	图 25				
Static Drain-Source On-Sta	vs Input Voltage, (T _A = 85°C, T _A = 25°C, T _A = -40°C), High-Side Switching	图 26				
Resistance	vs Input Voltage, ($T_A = 85^{\circ}C$, $T_A = 25^{\circ}C$, $T_A = -40^{\circ}C$), Low-Side Switching	图 27				







EFFICIENCY (Forced PWM Mode) vs OUTPUT CURRENT



EFFICIENCY (Forced PWM Mode) vs







图 3.

EFFICIENCY (Power Save Mode) vs











TYPICAL OPERATION (PWM Mode)

图 6.



MODE TERMINAL TRANSITION FROM PFM TO FORCED PWM MODE AT LIGHT LOAD





MODE TERMINAL TRANSITION FROM PWM TO PFM MODE AT LIGHT LOAD





图 10.

LOAD TRANSIENT (Forced PWM Mode)



START-UP TIMING






图 11.

LOAD TRANSIENT (Forced PWM Mode)







LOAD TRANSIENT (Forced PFM Mode To PWM Mode)



LOAD TRANSIENT (PFM Mode)



LOAD TRANSIENT (Forced PWM Mode To PFM Mode)



LOAD TRANSIENT (PFM Mode)




图 17.



LOAD TRANSIENT (PFM Mode To PWM Mode)






图 18.

LOAD TRANSIENT (PWM Mode To PFM Mode)



LOAD TRANSIENT (PFM Mode To PWM Mode)






图 21.



LINE TRANSIENT (PWM Mode)




图 **22.**

TYPICAL OPERATION (PFM Mode)




图 24.

TYPICAL OPERATION (PFM Mode)






图 23.

QUIESCENT CURRENT vs





STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs INPUT VOLTAGE



STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs




图 27.



DETAILED DESCRIPTION

OPERATION

The TPS62560/62 step-down converters operate with typically 2.25-MHz fixed-frequency pulse-width modulation (PWM) at moderate to heavy load currents. At light load currents, the converter can automatically enter power-save mode, and then operates in PFM mode. However, the TPS62561 operates with fixed-frequency PWM only, also at light load conditions.

During PWM operation, the converter uses a unique fast-response voltage-mode control scheme with input-voltage feed-forward to achieve good line and load regulation, allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the high-side MOSFET switch is turned on. The current flows from the input capacitor via the high-side MOSFET switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic turns off the switch. The current-limit comparator also turns off the switch in case the current limit of the high-side MOSFET switch is exceeded. After a dead time, which prevents shoot-through current, the low-side MOSFET rectifier is turned on and the inductor current ramps down. The current flows from the inductor to the output capacitor and to the load. It returns back to the inductor through the low-side MOSFET rectifier.

The next cycle is initiated by the clock signal again turning off the low-side MOSFET rectifier and turning on the on the high-side MOSFET switch.

POWER-SAVE MODE

The power-save mode is enabled with the MODE terminal set to the low level. If the load current decreases, the converter enters the power-save mode of operation automatically. During power-save mode, the converter skips switching and operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency. The converter positions the output voltage typically 1% above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

The transition from PWM mode to PFM mode occurs once the inductor current in the low-side MOSFET switch becomes zero, which indicates discontinuous conduction mode.

During the power-save mode, the output voltage is monitored with a PFM comparator. As the output voltage falls below the PFM comparator threshold of V_{OUT} nominal + 1%, the device starts a PFM current pulse. The high-side MOSFET switch turns on, and the inductor current ramps up. After the on-time expires, the switch is turned off and the low-side MOSFET switch is turned on until the inductor current becomes zero.

The converter effectively delivers a current to the output capacitor and the load. If the load is below the delivered current, the output voltage rises. If the output voltage is equal to or higher than the PFM comparator threshold, the device stops switching and enters a sleep mode with typical 15-µA current consumption.

If the output voltage is still below the PFM comparator threshold, a sequence of further PFM current pulses is generated until the PFM comparator threshold is reached. The converter starts switching again once the output voltage drops below the PFM comparator threshold.

With a fast single-threshold comparator, the output-voltage ripple during PFM-mode operation can be kept small. The PFM pulse is time controlled, which allows modifying the charge transferred to the output capacitor by the value of the inductor. The resulting PFM output-voltage ripple and PFM frequency depend primarily on the size of the output capacitor and the inductor value. Increasing output capacitor values and inductor values minimizes the output ripple. The PFM frequency decreases with smaller inductor values and increases with larger values.

The PFM mode is left and PWM mode entered in case the output current can no longer be supported in PFM mode. The power-save mode can be disabled by setting the MODE terminal to high. The converter then operates in the fixed-frequency PWM mode.

Dynamic Voltage Positioning

This feature reduces the voltage under/overshoots at load steps from light to heavy load and vice versa. It is active in power-save mode and regulates the output voltage 1% higher than the nominal value. This provides more headroom for both the voltage drop at a load step, and the voltage increase at a load throw-off.






图 28. Power Save Mode Operation With Automatic Mode Transition

100% Duty-Cycle Low-Dropout Operation

The device starts to enter 100% duty-cycle mode once the input voltage comes close to the nominal output voltage. In order to maintain the output voltage, the high-side MOSFET switch is turned on 100% for one or more cycles.

With further decreasing V_{IN} , the high-side MOSFET switch is turned on completely. In this case, the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery-voltage range.

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

$$V_{IN}min = V_{OUT}max + I_{OUT}max \times (R_{DS(on)}max + R_L)$$

with:

I_{OUT}max = maximum output current plus inductor ripple current

 $R_{DS(on)}$ max = maximum P-channel switch $R_{DS(on)}$

 R_1 = dc resistance of the inductor

 V_{OUT} max = nominal output voltage plus maximum output voltage tolerance

Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables the output stage of the converter. The undervoltage lockout threshold is typically 1.85 V with falling $V_{\rm IN}$.

MODE SELECTION

The MODE terminal allows mode selection between forced-PWM mode and power-save mode.

Connecting this terminal to GND enables the power-save mode with automatic transition between PWM and PFM modes. Pulling the MODE terminal high forces the converter to operate in fixed-frequency PWM mode even at light load currents. This allows simple filtering of the switching frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to the power-save mode during light loads.

The state of the MODE terminal can be changed during operation to allow efficient power management by adjusting the operation mode of the converter to the specific system requirements.



ENABLE

The device is enabled by setting the EN terminal to high. During the start-up time $t_{Start\ Up}$, the internal circuits are settled and the soft-start circuit is activated. The EN input can be used to control power sequencing in a system with various dc/dc converters. The EN terminal can be connected to the output of another converter, to drive the EN terminal high to achieve a sequencing of the given supply rails. With EN = GND, the device enters shutdown mode, in which all internal circuits are disabled. In fixed-output-voltage versions, the internal resistor divider network is then disconnected from the FB terminal.

SOFT START

The TPS62560 has an internal soft-start circuit that controls the ramp-up of the output voltage. The output voltage ramps up from 5% to 95% of its nominal value typically within 250 µs. This limits the inrush current into the converter during ramp-up and prevents possible input voltage drops when a battery or high-impedance power source is used. The soft-start circuit is enabled within the start-up time t_{Start Up}.

SHORT-CIRCUIT PROTECTION

The high-side and low-side MOSFET switches are short-circuit protected with maximum switch current = I_{LIMF} . The current in the switches is monitored by current-limit comparators. Once the current in the high-side MOSFET switch exceeds the threshold of its current-limit comparator, it turns off and the low-side MOSFET switch is activated to ramp down the current in the inductor and high-side MOSFET switch. The high-side MOSFET switch can only turn on again after the current in the low-side MOSFET switch has decreased below the threshold of its current-limit comparator.

THERMAL SHUTDOWN

As soon as the junction temperature, T_J , exceeds 140°C (typical), the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.



APPLICATION INFORMATION




图 29. TPS62560 Adjustable 1.2-V Output




图 30. TPS62560 Adjustable 1.5-V Output




图 31. TPS62562 Fixed 1.8-V Output



OUTPUT VOLTAGE SETTING

For adjustable output voltage versions, the output voltage can be calculated as:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right)$$
 with an internal reference voltage V_{REF} , typically 0.6 V.

To minimize the current through the feedback divider network, R_2 should be 180 k Ω or 360 k Ω . The sum of R_1 and R_2 should not exceed ~1 M Ω , to keep the network robust against noise. An external feed-forward capacitor, C_1 , is required for optimum load transient response. The value of C_1 should be in the range between 22 pF and 33 pF.

In case of using the fixed output voltage version (TPS62562), Vout has to be connected to the feedback pin FB.

Route the FB line away from noise sources, such as the inductor or the SW line.

OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)

The TPS62560 is designed to operate with inductors in the range of 1.5 μ H to 4.7 μ H and with output capacitors in the range of 4.7 μ F to 22 μ F. The part is optimized for operation with a 2.2- μ H inductor and 10- μ F output capacitor.

Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. For stable operation, the L and C values of the output filter may not fall below 1 μ H effective inductance and 3.5 μ F effective capacitance.

Inductor Selection

The inductor value has a direct effect on the ripple current. The selected inductor must be rated for its dc resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_{IN} or V_{OUT} .

The inductor selection also impacts the output voltage ripple in PFM mode. Higher inductor values lead to lower output voltage ripple and higher PFM frequency; lower inductor values lead to a higher output voltage ripple but lower PFM frequency.

公式 1 calculates the maximum inductor current in PWM mode under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with 公式 2. This is recommended because during heavy load transients the inductor current rises above the calculated value.

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f}$$
(1)

$$I_{L} \max = I_{out} \max + \frac{\Delta I_{L}}{2}$$
(2)

where:

f = Switching frequency (2.25 MHz, typical)

L = Inductor value

 ΔI_1 = Peak-to-peak inductor ripple current

I₁ max = Maximum inductor current

表 2. List of Inductors

DIMENSIONS, mm	INDUCTANCE, µH	INDUCTOR TYPE	SUPPLIER
2,5 × 2 × 1 max	2	MIPS2520D2R2	FDK
2,5 × 2 × 1,2 max	2	MIPSA2520D2R2	FDK
2,5 × 2 × 1 max	2.2	KSLI-252010AG2R2	Hitachi Metals
2,5 × 2 × 1,2 max	2.2	LQM2HPN2R2MJ0L	Murata
3 × 3 × 1,5 max	2.2	LPS3015 2R2	Coilcraft



A more conservative approach is to select the inductor current rating just for the switch current limit I_{LIMF} of the converter.

Accepting larger values of ripple current allows the use of lower inductance values, but results in higher output voltage ripple, greater core losses, and lower output current capability.

The total losses of the coil have a strong impact on the efficiency of the dc/dc conversion and consist of both the losses in the dc resistance (R_(DC)) and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

Output Capacitor Selection

The advanced fast-response voltage-mode control scheme of the TPS62560 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At nominal load current, the device operates in PWM mode, and the RMS ripple current is calculated as:

$$I_{RMSC_{OUT}} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \frac{1}{2\sqrt{3}}$$
(3)

At nominal load current, the device operates in PWM mode, and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{OUT} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \left(\frac{1}{8 \times C_{OUT} \times f} + ESR\right)$$
(4)

At light load currents, the converter operates in power-save mode, and the output voltage ripple is dependent on the output capacitor and inductor values. Larger output capacitor and inductor values minimize the voltage ripple in PFM mode and tighten dc output accuracy in PFM mode.

Input Capacitor Selection

An input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, a $4.7-\mu F$ to $10-\mu F$ ceramic capacitor is recommended. Because a ceramic capacitor loses up to 80% of its initial capacitance at 5 V, it is recommended that $10-\mu F$ input capacitors be used for input voltages > 4.5 V. The input capacitor can be increased without any limit for better input voltage filtering. Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or V_{IN} step on the input can induce ringing at the V_{IN} terminal. This ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings.

表 3. List of Capacitors

CAPACITANCE	TYPE	SIZE	SUPPLIER		
4.7 μF	GRM188R60J475K	0603—1,6 × 0,8 × 0,8 mm	Murata		
10 μF	GRM188R60J106M69D	0603—1,6 × 0,8 × 0,8 mm	Murata		



LAYOUT CONSIDERATIONS




图 32. Suggested Layout for Fixed-Output-Voltage Options






图 33. Suggested Layout for Adjustable-Output-Voltage Version

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation and stability issues, as well as EMI problems. It is critical to provide a low-inductance, low-impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitor, inductor, and output capacitor should be placed as close as possible to the IC terminals.

Connect the GND terminal of the device to the thermal-pad land of the PCB and use this pad as a star point. Use a common power-GND node and a different node for the signal GND to minimize the effects of ground noise. Connect these ground nodes together to the thermal-pad land (star point) underneath the IC. Keep the common path to the GND terminal, which returns the small signal components and the high current of the output capacitors, as short as possible to avoid ground noise. The FB line should be connected directly to the output capacitor and routed away from noisy components and traces (e.g., the SW line).

TPS62560, TPS62561 TPS62562



ZHCS309C -JANUARY 2008-REVISED DECEMBER 2009

www.ti.com.cn

Cł	hanges from Original (January 2008) to Revision A	Page
•	Changed at all levels. Revision A is a complete rewrite of this data sheet.	1
Cł	hanges from Revision A (July 2008) to Revision B	Page
<u>.</u>	Added TPS62562 device number.	1
Cł	hanges from Revision B (March 2009) to Revision C	Page
•	Deleted	
•	Deleted "wide" from Features bullet	1
•	Deleted "for Li-Ion Batteries With Extended Voltage Range" from Features	1
•	Deleted "Adjustable and Fixed Output-Voltage Options" from Features	1
•	Deleted "2.25 MHz Fixed Frequency Operation" from Features	1
•	Deleted "Power Save Mode at Light Load Currents" from Features	1
•	Deleted "Voltage Positioning at Light Loads" from Features	1
•	Deleted "Allows < 1-mm Solution Height" from Features	1
•	Added reference to TPS62260	1
•	Changed Description to better reflect device capabilities and differences to TPS62260	1

重要声明

德州仪器(TI) 及其下属子公司有权在不事先通知的情况下,随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合 TI 标准保修的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定,否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI不对任何TI专利权、版权、屏蔽作品权或其它与使用了TI产品或服务的组合设备、机器、流程相关的TI知识产权中授予的直接或隐含权限作出任何保证或解释。TI所发布的与第三方产品或服务有关的信息,不能构成从TI获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是TI的专利权或其它知识产权方面的许可。

对于TI 的产品手册或数据表,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售TI产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关TI产品或服务的明示或暗示授权,且这是非法的、欺诈性商业行为。TI对此类虚假陈述不承担任何责任。

TI产品未获得用于关键的安全应用中的授权,例如生命支持应用(在该类应用中一旦TI产品故障将预计造成重大的人员伤亡),除非各方官员已经达成了专门管控此类使用的协议。购买者的购买行为即表示,他们具备有关其应用安全以及规章衍生所需的所有专业技术和知识,并且认可和同意,尽管任何应用相关信息或支持仍可能由TI提供,但他们将独力负责满足在关键安全应用中使用其产品及TI产品所需的所有法律、法规和安全相关要求。此外,购买者必须全额赔偿因在此类关键安全应用中使用TI产品而对TI及其代表造成的损失。

TI 产品并非设计或专门用于军事/航空应用,以及环境方面的产品,除非TI 特别注明该产品属于"军用"或"增强型塑料"产品。只有TI 指定的军用产品才满足军用规格。购买者认可并同意,对TI 未指定军用的产品进行军事方面的应用,风险由购买者单独承担,并且独力负责在此类相关使用中满足所有法律和法规要求。

TI产品并非设计或专门用于汽车应用以及环境方面的产品,除非TI特别注明该产品符合ISO/TS 16949要求。购买者认可并同意,如果他们在汽车应用中使用任何未被指定的产品,TI对未能满足应用所需要求不承担任何责任。

可访问以下URL 地址以获取有关其它TI 产品和应用解决方案的信息:

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	http://www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	http://www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP®产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	http://www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	http://www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	http://www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	http://www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	http:///www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	http://www.ti.com.cn/microcontrollers	无线通信	www.ti.com.cn/wireless
RFID 系统	http://www.ti.com.cn/rfidsys		
RF/IF 和 ZigBee® 解决方案	www.ti.com.cn/radiofre		
	TI E2E 工程师社区	http://e2e.ti.com/cn/	

邮寄地址: 上海市浦东新区世纪大道 1568 号,中建大厦 32 楼 邮政编码: 200122 Copyright © 2011 德州仪器 半导体技术(上海)有限公司





2-.lun-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS62560DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CEY	Samples
TPS62560DRVRG4	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CEY	Samples
TPS62560DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CEY	Samples
TPS62560DRVTG4	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CEY	Samples
TPS62561DDCR	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVO	Samples
TPS62561DDCT	ACTIVE	SOT	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVO	Samples
TPS62562DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NXT	Samples
TPS62562DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NXT	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

2-Jun-2016

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Jun-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62560DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS62560DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS62561DDCR	SOT	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS62561DDCT	SOT	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS62562DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS62562DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

www.ti.com 2-Jun-2016




*All dimensions are nominal

All difficultions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62560DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS62560DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS62561DDCR	SOT	DDC	5	3000	203.0	203.0	35.0
TPS62561DDCT	SOT	DDC	5	250	203.0	203.0	35.0
TPS62562DRVR	WSON	DRV	6	3000	203.0	203.0	35.0
TPS62562DRVT	WSON	DRV	6	250	203.0	203.0	35.0

DDC (R-PDSO-G5)

PLASTIC SMALL-OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AB (5 pin).



DDC (R-PDSO-G5)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRV (S—PWSON—N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



DRV (S-PWSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. AI

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使 用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

は田

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

立 口

	产品		巡用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated