TEXAS INSTRUMENTS

TPS62743, TPS627431

ZHCSDS4A –JUNE 2015–REVISED MAY 2016

TPS62743 TPS627431 300/400mA 高效降压转换器，具有超低静态电流

1 特性

- 2.15V 至 5.5V 的输入电压 (V_{IN}) 范围
- 启动后的输入电压范围低至 2.0V
- 输出电流
  - TPS62743 300mA
  - TPS627431 400mA
- 360nA 工作静态电流
- 10µA 输出电流时的效率高达 90%
- 节能模式操作
- 可选输出电压
  - 8 个电压选项（1.2V 至 3.3V）
- 输出电压放电
- 低输出电压纹波
- 自动转换至无纹波 100% 模式
- 射频 (RF) 友好型 DCS-Control™
- 总体解决方案尺寸 < 10mm²
- 小型 1.6mm × 0.9mm、8 焊球 WCSP 封装

2 应用

- 可佩带产品
- 健身追踪器
- 智能手表
- 健康监测
- 蓝牙®低耗能、RF4CE、Zigbee
- 高效率、超低功耗 应用
- 能量采集

3 说明

TPS62743 是一款高效降压转换器，具有典型值为 360nA 的超低静态电流。该器件经优化可搭配 2.2µH 电感和 10µF 输出电容正常工作。该器件采用 DCS-Control™ 技术，开关频率典型值为 1.2MHz。在节能模式下，该器件可将轻负载效率向下扩展至 10µA 负载电流及以下。TPS62743 提供 300mA 的输出电流。启动后，该器件可在低至 2.0V 的输入电压下工作。因此，可直接由单节 Li-MnO₂ 纽扣电池为器件供电。

TPS62743 提供了 8 个可编程的输出电压，可通过三个选择引脚在 1.2V 至 3.3V 范围内进行选择。 The TPS62743 经过优化，只需使用一个小型输出电容即可获得低输出电压纹波和低噪声。一旦输入电压接近输出电压，器件便会进入无纹波 100% 模式，以防止输出纹波电压增大。在此工作模式下，器件会停止开关操作并导通高侧金属氧化物半导体场效应晶体管 (MOSFET) 开关。

器件信息[1]

器件型号	封装	封装尺寸（标称值）
TPS62743	DSBGA (8)	1.57mm x 0.88mm
TPS627431	DSBGA (8)	1.57mm x 0.88mm

(1) 要了解所有可用封装，请参阅数据表末尾的可订购产品附录。

典型应用

Copyright © 2016, Texas Instruments Incorporated

English Data Sheet: SLVSCQ0

目录

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (June 2015) to Revision A   **Page**

* 已添加 数据表中添加了 TPS627431 器件 1
* Added TPS627431 to 3
* 已添加 图 7 11

5 Device Comparison Table

Table 1. Device Options

T$_A$	PART NUMBER	OUTPUT VOLTAGE SETTINGS (VSEL 1 - 3)	OUTPUT CURRENT	PACKAGE MARKING
–40°C to 85°C	TPS62743	1.2 V, 1.5 V, 1.8 V, 2.1 V, 2.5 V, 2.8 V, 3.0 V, 3.3 V	300 mA	TPS743
–40°C to 85°C	TPS627431	1.3 V, 1.4 V, 1.6 V, 1.7 V, 1.9 V, 2.0 V, 2.9 V, 3.1 V	400 mA	627431

6 Pin Configuration and Functions

YFP Package
8-Pin DSBGA
Top View

Pin Functions

PIN NAME	PIN NO	I/O	DESCRIPTION
VIN	A2	PWR	V$_{IN}$ power supply pin. Connect the input capacitor close to this pin for best noise and voltage spike suppression. A ceramic capacitor of 4.7 µF is required.
SW	A1	OUT	The switch pin is connected to the internal MOSFET switches. Connect the inductor to this terminal.
GND	B2	PWR	GND supply pin. Connect this pin close to the GND terminal of the input and output capacitor.
VOS	C2	IN	Feedback pin for the internal feedback divider network and regulation loop. Discharges V$_{OUT}$ when the converter is disabled. Connect this pin directly to the output capacitor with a short trace.
VSEL3	D2	IN	Output voltage selection pins. See Table 2 for V$_{OUT}$ selection. These pin must be terminated. The pins can be dynamically changed during operation.
VSEL2	D1	IN	
VSEL1	C1	IN	
EN	B1	IN	High level enables the devices, low level turns the device off. The pin must be terminated.

Table 2. Output Voltage Setting

Output voltage setting V$_{OUT}$ [V]		VSEL setting		
TPS62743	**TPS627431**	**VSEL3**	**VSEL2**	**VSEL1**
1.2	1.3	0	0	0
1.5	1.4	0	0	1
1.8	1.6	0	1	0
2.1	1.7	0	1	1
2.5	1.9	1	0	0
2.8	2.0	1	0	1
3.0	2.9	1	1	0
3.3	3.1	1	1	1

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) [1]

		MIN	**MAX**	**UNIT**
Pin voltage[2]	VIN	−0.3	6	V
	SW,	−0.3	V$_{IN}$ +0.3V	V
	EN, VSEL1-3	−0.3	V$_{IN}$ +0.3V	V
	VOS	−0.3	3.7	V
Operating junction temperature, T$_J$		−40	125	°C
Storage temperature, T$_{stg}$		−65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal GND.

7.2 ESD Ratings

			VALUE	**UNIT**
V$_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[1]	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins[2]	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	**NOM**	**MAX**	**UNIT**
V$_{IN}$	Supply voltage V$_{IN}$		2.15		5.5	V
V$_{IN}$	Supply voltage V$_{IN}$, once started		2.0		5.5	V
I$_{OUT}$	Device output current	TPS62743 / TPS627431 5.5V ≥ VIN ≥ (VOUTnom + 0.7V) ≥ 2.15V			300	mA
		5.5V ≥ VIN ≥ (VOUTnom + 0.7V) ≥ 3V			400	
T$_J$	Operating junction temperature range		-40		125	°C

7.4 Thermal Information

THERMAL METRIC[1]	TPS62743 YFP 8 PINS	UNIT
$R_{\theta JA}$ Junction-to-ambient thermal resistance	103	°C/W
$R_{\theta JCtop}$ Junction-to-case (top) thermal resistance	1.0	°C/W
$R_{\theta JB}$ Junction-to-board thermal resistance	20	°C/W
ψ_{JT} Junction-to-top characterization parameter	0.3	°C/W
ψ_{JB} Junction-to-board characterization parameter	20	°C/W
$R_{\theta JCbot}$ Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

7.5 Electrical Characteristics

V_{IN} = 3.6V, T_A = –40°C to 85°C typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I_Q	Operating quiescent current	EN = V_{IN}, I_{OUT} = 0µA, V_{OUT} = 1.8V, device not switching		360	1800	nA
		EN = V_{IN}, I_{OUT} = 0mA, V_{OUT} = 1.8V , device switching		460		
I_{SD}	Shutdown current	EN = GND, shutdown current into V_{IN}		70	1000	nA
V_{TH_UVLO+}	Undervoltage lockout threshold	Rising V_{IN}		2.075	2.15	V
V_{TH_UVLO-}		Falling V_{IN}		1.925	2	
INPUTS (EN, VSEL1-3)						
$V_{IH\ TH}$	High level input threshold	2.2V ≤ V_{IN} ≤ 5.5V			1.1	V
$V_{IL\ TH}$	Low level input threshold	2.2V ≤ V_{IN} ≤ 5.5V	0.4			V
I_{IN}	Input bias Current			10	25	nA
POWER SWITCHES						
$R_{DS(ON)}$	High side MOSFET on-resistance	I_{OUT} = 50mA		0.45	1.12	Ω
	Low Side MOSFET on-resistance			0.22	0.65	
I_{LIMF}	High side MOSFET switch current limit	TPS62743 3.0V ≤ V_{IN} ≤ 5.5V	480	600	720	mA
		TPS627431 3.0V ≤ V_{IN} ≤ 5.5V	590	650	800	
	Low side MOSFET switch current limit	TPS62743		600		
		TPS627431		650		
OUTPUT VOLTAGE DISCHARGE						
R_{DSCH_VOS}	MOSFET on-resistance	EN = GND, I_{VOS} = -10mA into VOS pin		30	65	Ω
I_{IN_VOS}	Bias current into VOS pin	EN = V_{IN}, V_{OUT} = 2V		40	1010	nA

Electrical Characteristics (continued)

V_{IN} = 3.6V, T_A = −40°C to 85°C typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUTO 100% MODE TRANSITION						
V_{TH_100+}	Auto 100% Mode leave detection threshold [(1)]	Rising V_{IN},100% Mode is left with V_{IN} = V_{OUT} + V_{TH_100+}	150	250	350	mV
V_{TH_100-}	Auto 100% Mode enter detection threshold [(1)]	Falling V_{IN}, 100% Mode is entered with V_{IN} = V_{OUT} + V_{TH_100-}	85	200	290	
OUTPUT						
$I_{LIM\_softstart}$	High side softstart switch current limit	EN=low to high	80	150	200	mA
	Low side softstart switch current limit			150		
V_{OUT}	Output voltage range	Output voltages are selected with pins VSEL 1 - 3	1.2		3.3	V
	Output voltage accuracy	I_{OUT} = 10mA, V_{OUT} = 1.8V	-2.5	0%	2.5	
		I_{OUT} = 100mA, V_{OUT} = 1.8V	−2	0%	2	
	DC output voltage load regulation	V_{OUT} = 1.8V		0.001		%/mA
	DC output voltage line regulation	V_{OUT} = 1.8V, I_{OUT} = 100mA, 2.2V ≤ V_{IN} ≤ 5.0V		0		%/V

(1) V_{IN} is compared to the programmed output voltage (V_{OUT}). When V_{IN}–V_{OUT} falls below V_{TH_100-} the device enters 100% Mode by turning the high side MOSFET on. The 100% Mode is exited when V_{IN}–V_{OUT} exceeds V_{TH_100+} and the device starts switching. The hysteresis for the 100% Mode detection threshold V_{TH_100+} - V_{TH_100-} will always be positive and will be approximately 50 mV(typ)

7.6 Timing Requirements

V_{IN} = 3.6V, T_J = −40°C to 85°C typical values are at T_A = 25°C (unless otherwise noted)

| PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
t_{ONmin}	Minimum ON time	V_{OUT} = 2.0V, I_{OUT} = 0 mA		225		ns
t_{OFFmin}	Minimum OFF time	V_{IN} = 2.3V		50		ns
$t_{Startup\_delay}$	Regulator start up delay time	From transition EN = low to high until device starts switching		10	25	ms
$t_{Softstart}$	Softstart time	2.2V ≤ V_{IN} ≤ 5.5V, EN = V_{IN}		700	1200	μs

7.7 Typical Characteristics

图 1. Quiescent Current vs Temperature

图 2. Shutdown Current I_{SD} vs Temperature

图 3. High Side R_{DSON} vs Temperature

图 4. Low-side R_{DSON} vs Temperature

8 Detailed Description

8.1 Overview

The TPS62743 is a high frequency step down converter with ultra low quiescent current. The device operates with a quasi fixed switching frequency typically at 1.2 MHz. Using TI's DCS-Control™ topology the device extends the high efficiency operation area down to a few microamperes of load current during Power Save Mode Operation.

8.2 Functional Block Diagram

* typical 50MΩ

Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 DCS-Control™

TI's DCS-Control™ (Direct Control with Seamless Transition into Power Save Mode) is an advanced regulation topology, which combines the advantages of hysteretic and voltage mode control. Characteristics of DCS-Control™ are excellent AC load regulation and transient response, low output ripple voltage and a seamless transition between PFM and PWM mode operation. DCS-Control™ includes an AC loop which senses the output voltage (VOS pin) and directly feeds the information to a fast comparator stage. This comparator sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. In order to achieve accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.

Feature Description (接下页)

The DCS-Control™ topology supports PWM (Pulse Width Modulation) mode for medium and high load conditions and a Power Save Mode at light loads. During PWM mode, it operates in continuous conduction mode. The switching frequency is typically 1.2 MHz with a controlled frequency variation depending on the input voltage and load current. If the load current decreases, the converter seamlessly enters Power Save Mode to maintain high efficiency down to very light loads. In Power Save Mode, the switching frequency varies linearly with the load current. Since DCS-Control™ supports both operation modes within one single building block, the transition from PWM to Power Save Mode is seamless with minimum output voltage ripple. The TPS62743 offers both excellent DC voltage and superior load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

8.3.2 Power Save Mode Operation

In Power Save Mode the device operates in PFM (Pulse Frequency Modulation) that generates a single switching pulse to ramp up the inductor current and recharges the output capacitor, followed by a sleep period where most of the internal circuits are shutdown to achieve lowest operating quiescent current. During this time, the load current is supported by the output capacitor. The duration of the sleep period depends on the load current and the inductor peak current. During the sleep periods, the current consumption of TPS62743 is reduced to 360 nA. This low quiescent current consumption is achieved by an ultra low power voltage reference, an integrated high impedance feedback divider network and an optimized Power Save Mode operation.

8.3.3 Output Voltage Selection

The TPS62743 doesn't require an external resistor divider network to program the output voltage. The device integrates a high impedance feedback resistor divider network that is programmed by the pins VSEL1-3. TPS62743 supports an output voltage range from 1.2 V to 3.3 V. The output voltage is programmed according to Table 2. The output voltage can be changed during operation. This can be used for simple dynamic output voltage scaling.

8.3.4 Output Voltage Discharge of the Buck Converter

The device provides automatic output voltage discharge when EN is pulled low or the UVLO is triggered. The output of the buck converter is discharged over VOS. Because of this the output voltage will ramp up from zero once the device is enabled again. This is very helpful for accurate start-up sequencing.

8.3.5 Undervoltage Lockout UVLO

To avoid misoperation of the device at low input voltages, an undervoltage lockout is used. The UVLO shuts down the device at a maximum voltage level of 2.0 V. The device will start at a UVLO level of 2.15 V.

8.3.6 Short circuit protection

The TPS6274x integrates a current limit on the high side, as well on the low side MOSFETs to protect the device against overload or short circuit conditions. The peak current in the switches is monitored cycle by cycle. If the high side MOSFET current limit is reached, the high side MOSFET is turned off and the low side MOSFET is turned on until the switch current decreases below the low side MOSFET current limit. Once the low side MOSFET current limit trips, the low side MOSFET is turned off and the high side MOSFET turns on again.

8.4 Device Functional Modes

8.4.1 Enable and Shutdown

The device is turned on with EN=high. With EN=low the device enters shutdown. This pin must be terminated.

8.4.2 Device Start-up and Softstart

The device has an internal softstart to minimize input voltage drop during start-up. This allows the operation from high impedance battery cells. Once the device is enabled the device starts switching after a typical delay time of 10ms. Then the softstart time of typical 700 µs begins with a reduced current limit of typical 150 mA. When this time passed by the device enters full current limit operation. This allows a smooth start-up and the device can start into full load current. Furthermore, larger output capacitors impact the start-up behaviour of the DC/DC converter. Especially when the output voltage does not reach its nominal value after the typical soft-start time of 700 µs, has passed.

8.4.3 Automatic Transition Into No Ripple 100% Mode

Once the input voltage comes close to the output voltage, the DC/DC converter stops switching and enters 100% duty cycle operation. It connects the output V_{OUT} via the inductor and the internal high side MOSFET switch to the input VIN, once the input voltage V_{IN} falls below the 100% mode enter threshold, $V_{TH\_100\text{-}}$. The DC/DC regulator is turned off, switching stops and therefore no output voltage ripple is generated. Since the output is connected to the input, the output voltage follows the input voltage minus the voltage drop across the internal high side switch and the inductor. Once the input voltage increases and trips the 100% mode exit threshold, V_{TH_100+}, the DC/DC regulator turns on and starts switching again. See 图 5 and 图 26.

图 5. Automatic Transition into 100% Mode

# 9 Application and Implementation

9.1 Application Information

The TPS62743 is a high efficiency step down converter with ultra low quiescent current of typically 360 nA. The device operates with a tiny 2.2-µH inductor and 10-µF output capacitor over the entire recommended operation range. A dedicated measurement set-up is required for the light load efficiency measurement and device quiescent current due to the operation in the sub microampere range. In this range any leakage current in the measurement set-up will impact the measurement results.

9.2 Typical Application

Copyright © 2016, Texas Instruments Incorporated

图 6. **TPS62743 Typical Application Circuit**

Copyright © 2016, Texas Instruments Incorporated

图 7. **TPS627431 Typical Application Circuit**

9.2.1 Design Requirements

The TPS62743 is a highly integrated DC/DC converter. The output voltage is set via a VSEL pin interface. The design guideline provides a component selection to operate the device within the recommended operating conditions.

表 3 shows the list of components for the Application Characteristic Curves.

Typical Application **(接下页)**

表 3. Components for Application Characteristic Curves

Reference	Description	Value	Manufacturer
TPS62743	360nA Iq step down converter		Texas Instruments
CIN	Ceramic capacitor, GRM155R61C475ME15	4.7 µF	Murata
COUT	Ceramic capacitor, GRM155R60J106ME11	10 µF	Murata
L	Inductor DFE201610C	2.2 µH	Toko

9.2.2 Detailed Design Procedure

The first step in the design procedure is the selection of the output filter components. To simplify this process, 表 4 outlines possible inductor and capacitor value combinations.

表 4. Recommended LC Output Filter Combinations

Inductor Value [µH][1]	Output Capacitor Value [µF][2]				
	4.7µF	**10µF**	**22µF**	**47µF**	**100µF**
2.2	√	√[3]	√	√	

(1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and -30%.
(2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance varies by +20% and –50%.
(3) Typical application configuration. Other check marks indicate alternative filter combinations.

9.2.2.1 Inductor Selection

The inductor value affects the peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple and the efficiency. The selected inductor has to be rated for its DC resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_{IN} or V_{OUT} and can be estimated according to 公式 1.

公式 2 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current, as calculated with 公式 2. This is recommended because during a heavy load transient the inductor current rises above the calculated value. A more conservative way is to select the inductor saturation current according to the high-side MOSFET switch current limit, I_{LIMF}.

$$\Delta I_L = Vout \times \frac{1 - \dfrac{Vout}{Vin}}{L \times f} \tag{1}$$

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_L}{2}$$

where

- f = Switching Frequency
- L = Inductor Value
- ΔI_L = Peak to Peak inductor ripple current
- I_{Lmax} = Maximum Inductor current   (2)

表 5 shows a list of possible inductors.

表 5. List of Possible Inductors[1]

INDUCTANCE [µH]	DIMENSIONS [mm³]	INDUCTOR TYPE	Isat/DCR	SUPPLIER	Comment
2.2	2.0 x 1.6 x 1.0	DFE201610C	1.4 A/170 mΩ	TOKO	Efficiency plot 图 14
2.2	2.0 × 1.25 × 1.0	MIPSZ2012D 2R2	0.7 A/230 mΩ	FDK	
2.2	2.0 x 1.2 x 1.0	744 797 752 22	0.7 A/200 mΩ	Würth Elektronik	
2.2	1.6 x 0.8 x 0.8	MDT1608-CH2R2M	0.7 A/300 mΩ	TOKO	

(1)   See *Third-party Products Disclaimer*

9.2.2.2   Output Capacitor Selection

The DCS-Control™ scheme of the TPS62743 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. At light load currents, the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor value. A larger output capacitors can be used reducing the output voltage ripple. The leakage current of the output capacitor adds to the overall quiescent current.

9.2.2.3   Input Capacitor Selection

Because the buck converter has a pulsating input current, a low ESR input capacitor is required for best input voltage filtering to minimize input voltage spikes. For most applications a 4.7-µF input capacitor is sufficient. When operating from a high impedance source, like a coin cell a larger input buffer capacitor ≥10uF is recommended avoiding voltage drops during start-up and load transients. The input capacitor can be increased without any limit for better input voltage filtering. The leakage current of the input capacitor adds to the overall quiescent current. 表 6 shows a selection of input and output capacitors.

表 6. List of Possible Capacitors[1]

CAPACITANCE [µF]	SIZE	CAPACITOR TYPE	SUPPLIER
4.7	0402	GRM155R61C475ME15	Murata
10	0402	GRM155R60J106ME11	Murata

(1)   See *Third-party Products Disclaimer*

9.2.3 Application Curves

图 8. Efficiency vs Load Current, V_{OUT} = 3.3 V

图 9. Efficiency vs Load Current; V_{OUT} = 2.1 V

图 10. Efficiency vs Load Current; V_{OUT} = 1.9 V

图 11. Efficiency vs Load Current; VOUT = 1.8 V

图 12. Efficiency vs Load Current; VOUT = 1.4 V

图 13. Efficiency vs Load Current; V_{OUT} = 1.2 V

TPS62743

图 14. Efficiency vs Load Current; V$_{OUT}$ = 1.8 V

TPS62743

图 15. Switching Frequency vs Load Current
V$_{OUT}$ = 3.3 V

TPS62743

图 16. Switching Frequency vs Load Current
V$_{OUT}$ = 1.8 V

TPS627431

图 17. Switching Frequency vs Load Current
V$_{OUT}$ = 1.4 V

TPS62743

图 18. Switching Frequency vs Load Current
V$_{OUT}$ = 1.2 V

TPS627431   V$_{OUT}$ = 1.4V
L = 2.2µH   C$_{OUT}$ = 10µF
(0402)

图 19. Typical Output Ripple Voltage VOUT = 1.4V

图 20. PFM (Power Save Mode) Mode Operation

图 21. PWM Mode Operation

图 22. Startup Into 100 mA Electronic Load
EN Delay + Soft-Start Delay

图 23. Startup Into 300 mA Electronic Load
Soft-Start Delay

图 24. Load Transient Response; 100 mA to 290 mA

图 25. Load Transient Response; 5 mA to 290 mA

图 26. 100% Mode Entry and Leave Operation
I_{OUT} = 30 mA

9.3 System Example

Copyright © 2016, Texas Instruments Incorporated

图 27. Example Of Implementation In A Master MCU Based System

10 Power Supply Recommendations

The power supply must provide a current rating according to the supply voltage, output voltage and output current of the TPS62743.

11 Layout

11.1 Layout Guidelines

- As for all switching power supplies, the layout is an important step in the design. Care must be taken in board layout to get the specified performance.
- It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths.
- The input capacitor should be placed as close as possible to the IC pins VIN and GND. This is the most critical component placement.
- The V_{OS} line is a sensitive high impedance line and should be connected to the output capacitor and routed away from noisy components and traces (e.g. SW line) or other noise sources.

11.2 Layout Example

图 28. Recommended PCB Layout

12 器件和文档支持

12.1 器件支持

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 相关链接

以下表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，并且可以快速访问样片或购买链接。

表 7. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS62743	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS627431	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商标

DCS-Control, E2E are trademarks of Texas Instruments.
蓝牙 is a registered trademark of Bluetooth SIG, Inc.
All other trademarks are the property of their respective owners.

12.5 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.6 Glossary

SLYZ022 — *TI Glossary*.
This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS627431YFPR	ACTIVE	DSBGA	YFP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	627431	Samples
TPS627431YFPT	ACTIVE	DSBGA	YFP	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	627431	Samples
TPS62743YFPR	ACTIVE	DSBGA	YFP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS743	Samples
TPS62743YFPT	ACTIVE	DSBGA	YFP	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS743	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Reel Diameter

Reel Width (W1)

TAPE DIMENSIONS

Cavity

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS627431YFPR	DSBGA	YFP	8	3000	180.0	8.4	0.98	1.68	0.59	4.0	8.0	Q1
TPS627431YFPT	DSBGA	YFP	8	250	180.0	8.4	0.98	1.68	0.59	4.0	8.0	Q1
TPS62743YFPR	DSBGA	YFP	8	3000	180.0	8.4	0.98	1.68	0.59	4.0	8.0	Q1
TPS62743YFPT	DSBGA	YFP	8	250	180.0	8.4	0.98	1.68	0.59	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS627431YFPR	DSBGA	YFP	8	3000	182.0	182.0	20.0
TPS627431YFPT	DSBGA	YFP	8	250	182.0	182.0	20.0
TPS62743YFPR	DSBGA	YFP	8	3000	182.0	182.0	20.0
TPS62743YFPT	DSBGA	YFP	8	250	182.0	182.0	20.0

YFP (R−XBGA−N8)   DIE−SIZE BALL GRID ARRAY

E

B

A

D

Ball A1 Index Area

0,40

0,20

D

C

B

A

1   2

Bottom View

0,20

1,20

0,40

8X Ø $\frac{0,25}{0,21}$

⊕ | Ø 0,015 Ⓜ | C | A | B

0,50 Max

0,05 | C

Seating Plane

C

$\frac{0,19}{0,13}$

D: Max = 1.592 mm, Min =1.531 mm

E: Max = 0.896 mm, Min =0.836 mm

4206986−4/T 05/13

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
        B. This drawing is subject to change without notice.
        C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments

重要声明