











SN54AHC574, SN74AHC574

SCLS244J-OCTOBER 1995-REVISED DECEMBER 2014

SNx4AHC574 Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs

Features

- Operating Range 2-V to 5.5-V V_{CC}
- 3-State Outputs Drive Bus Lines Directly
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted, On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model
 - 200-V Machine Model
 - 1000-V Charged-Device Model

Applications

- **Smart Grids**
- TVs
- Set Top Boxes
- Audio
- Servers
- Surveillance Cameras
- **Network Switches**
- Infotainment

3 Description

The SNx4AHC574 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
	SSOP (20)	7.50 mm × 5.30 mm			
	TVSOP (20)	5.00 mm × 4.40 mm			
SNx4AHC574	SOIC (20)	12.80 mm × 7.50 mm			
	PDIP (20)	25.40 mm × 6.35 mm			
	TSSOP (20)	6.50 mm × 4.40 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

	Features 1	8	Parameter Measurement Information	9
2	Applications 1	9	Detailed Description	10
3	Description 1		9.1 Overview	10
Ļ	Simplified Schematic1		9.2 Functional Block Diagram	10
5	Revision History2		9.3 Feature Description	10
	Pin Configuration and Functions		9.4 Device Functional Modes	10
,	Specifications4	10	Application and Implementation	11
	7.1 Absolute Maximum Ratings		10.1 Application Information	11
	7.2 ESD Ratings		10.2 Typical Application	11
	7.3 Recommended Operating Conditions	11	Power Supply Recommendations	
	7.4 Thermal Information	12	Layout	
	7.5 Electrical Characteristics		12.1 Layout Guidelines	
	7.6 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 5$		12.2 Layout Example	
	7.7 Timing Requirements, $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V} \dots 6$	13		
	7.8 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$		13.1 Related Links	
	7.9 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 7$		13.2 Trademarks	
	7.10 Noise Characteristics		13.3 Electrostatic Discharge Caution	
	7.11 Operating Characteristics		13.4 Glossary	
	7.12 Typical Characteristics	14	Mechanical, Packaging, and Orderable Information	

5 Revision History

Changes from Revision I (July 2003) to Revision J

Page


•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
	Mechanical, Packaging, and Orderable Information section.	. 1
•	Deleted Ordering Information table.	. 1
•	Added Military Disclaimer to Features list.	. 1

Submit Documentation Feedback




6 Pin Configuration and Functions

SN54AHC574 . . . J OR W PACKAGE SN74AHC574 . . . DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54AHC574 . . . FK PACKAGE (TOP VIEW)



Pin Functions

P	IN	TVDE	DESCRIPTION
NO.	NAME	TYPE	DESCRIPTION
1	ŌĒ	1	Output Enable Pin
2	1D	-	1D Input
3	2D	1	2D Input
4	3D	1	3D Input
5	4D	-	4D Input
6	5D	-	5D Input
7	6D	-	6D Input
8	7D	1	7D Input
9	8D	1	8D Input
10	GND		Ground Pin
11	CLK	I	Clock Pin
12	8Q	0	8Q Output
13	7Q	0	7Q Output
14	6Q	0	6Q Output
15	5Q	0	5Q Output
16	4Q	0	4Q Output
17	3Q	0	3Q Output
18	2Q	0	2Q Output
19	1Q	0	1Q Output
20	V _{CC}	_	Power Pin



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range		-0.5	7	V	
V_{I}	Input voltage range (2)	· · · · · · · · · · · · · · · · · · ·				
Vo	Output voltage range ⁽²⁾	Output voltage range ⁽²⁾				
I _{IK}	Input clamp current	V _I < 0		-20	mA	
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA	
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA	
	Continuous current through V _{CC} or GN		±75	mA		
T _{stg}	Storage temperature range		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	1000	V
		Machine Model (MM)	200	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN54AH	C574	SN74AH	C574	LINUT	
			MIN	MAX	MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
V_{IH}	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V	
		$V_{CC} = 5.5 \text{ V}$	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5		
V_{IL}	Low-level Input voltage	$V_{CC} = 3 V$		0.9		0.9	V	
		$V_{CC} = 5.5 \text{ V}$		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	V _{CC}	0	V _{CC}	V	
		V _{CC} = 2 V		-50		-50	μA	
I_{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	A	
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	mA	
		V _{CC} = 2 V		50		50	μΑ	
I _{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4		
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA	
A 1 / A	Langet toward for the confell and a	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	A /	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V	
T _A	Operating free-air temperature	1	-55	125	-40	125	°C	

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Submit Documentation Feedback

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

		SN74AHC574									
	THERMAL METRIC ⁽¹⁾	DB	DGV	DW	N	NS	PW	UNIT			
		20 PINS									
$R_{\theta JA}$	Junction-to-ambient thermal resistance	97.9	117.2	79.4	53.3	79.2	103.3				
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	59.6	32.7	45.7	40.0	45.7	37.8				
$R_{\theta JB}$	Junction-to-board thermal resistance	53.1	58.7	46.9	34.2	46.8	54.3	°C/W			
ΨЈТ	Junction-to-top characterization parameter	21.3	1.15	18.7	26.4	19.3	2.9				
ΨЈВ	Junction-to-board characterization parameter	52.7	58.0	46.5	34.1	46.4	53.8				

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

, ,		J (-	0500		SN54AH	C574		SN74A	HC574		
PARAMETER	TEST CONDITIONS	V _{cc}	T _A = 25°C			–40°C to 85°C		–40°C to 85°C		-40°C to 125°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	2		1.9		1.9		1.9		
V _{OH}	$I_{OH} = -50 \mu A$	3 V	2.9	3		2.9		2.9		2.9		
		4.5 V	4.4	4.5		4.4		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		3.8		
		2 V			0.1		0.1		0.1		0.1	
	$I_{OL} = 50 \mu A$	3 V			0.1		0.1		0.1		0.1	
V _{OL}		4.5 V			0.1		0.1		0.1		0.1	V
	$I_{OH} = 4 \text{ mA}$	3 V			0.36		0.5		0.44		0.44	
	$I_{OH} = 8 \text{ mA}$	4.5 V			0.36		0.5		0.44		0.44	
l _l	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 ⁽¹⁾		±1		±1	μΑ
I _{OZ} ⁽²⁾	$V_O = V_{CC}$ or GND $V_I (\overline{OE}) = V_{IL}$ or V_{IH}	5.5 V			±0.25		±2.5		±2.5		±2.5	μΑ
I _{cc}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40		40	μA
C _i	V _I = V _{CC} or GND	5 V		3	10				10		10	pF
Co	V _O = V _{CC} or GND	5 V		3				-				pF

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$. (2) For input and output pins, I_{OZ} includes the input leakage current.

7.6 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

		т о	T 0500		C574		SN74	AHC574		
PARAMETER		1 _A = 2	T _A = 25°C		–40°C to 85°C		-40°C to 85°C		-40°C to 125°C	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, CLK high or low	5		5		5		5.5		ns
t _{su}	Setup time, data before CLK↑	3.5		3.5		3.5		4		ns
t _h	Hold time, data after CLK↑	1.5		1.5		1.5		2		ns

Copyright © 1995-2014, Texas Instruments Incorporated



7.7 Timing Requirements, $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

		T 05°C		SN54AHC574						
PARAMETER		T _A = 25°C		–40°C to 85°C		-40°C to 85°C		-40°C to 125°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{w}	Pulse duration, CLK high or low	5		5		5		5.5		ns
t_{su}	Setup time, data before CLK↑	3		3		3		3.5		ns
t _h	Hold time, data after CLK↑	1.5		1.5		1.5		2		ns

7.8 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

		-		T 0504	•	SN54AI	HC574		SN74A	HC574				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			–40°C to 85°C		-40°C to 85°C		-40°C to 125°C		UNIT	
	(5.,	(33,	077.0	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
•			C _L = 15 pF	80 ⁽¹⁾	125 ⁽¹⁾		65 ⁽¹⁾		65		65		MHz	
f _{MAX}			C _L = 50 pF	50	75		45		45		45		IVITIZ	
t _{PLH}	CLK	0	C 45 pF		8.5 ⁽¹⁾	13.2 ⁽¹⁾	1 ⁽¹⁾	15.5 ⁽¹⁾	1	15.5	1	17		
t _{PHL}	CLK	Q	C _L = 15 pF		8.5 ⁽¹⁾	13.2 ⁽¹⁾	1 ⁽¹⁾	15.5 ⁽¹⁾	1	15.5	1	17	ns	
t _{PZH}	ŌĒ	0	C 45 pF		8.2 ⁽¹⁾	12.8 ⁽¹⁾	1 ⁽¹⁾	15 ⁽¹⁾	1	15	1	16		
t _{PZL}	OE Q	Q	$C_L = 15 pF$		8.2 ⁽¹⁾	12.8 ⁽¹⁾	1 ⁽¹⁾	15 ⁽¹⁾	1	15	1	16	ns	
t _{PHZ}	ŌĒ	0	C 45 pF		8.5 ⁽¹⁾	13 ⁽¹⁾	1 ⁽¹⁾	15 ⁽¹⁾	1	15	1	16		
t _{PLZ}	OE	Q	$C_L = 15 pF$		8.5 ⁽¹⁾	13 ⁽¹⁾	1 ⁽¹⁾	15 ⁽¹⁾	1	15	1	16	ns	
t _{PLH}	CLK	Q	C _L = 50 pF		11	16.7	1	19	1	19	1	20.5	20	
t _{PHL}	CLK	Q	C _L = 50 pr		11	16.7	1	19	1	19	1	20.5	ns	
t _{PZH}	OE.	0	C _L = 50 pF		10.7	16.3	1	18.5	1	18.5	1	19.5	ns	
t _{PZL}	OE Q	ŌĒ	Q	C _L = 50 pr		10.7	16.3	1	18.5	1	18.5	1	19.5	115
t _{PHZ}	OE	0	C - 50 pF		11	15	1	17	1	17	1	18	ns	
t _{PLZ}	OE Q	Q	C _L = 50 pF		11	15	1	17	1	17	1	18	115	
t _{sk(o)}			C _L = 50 pF			1.5 ⁽²⁾						1.5	ns	

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter does not apply.



7.9 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

					T 05°0		SN54AI	HC574		SN74A	HC574		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE		T _A = 25°C	'	–40°C to	o 85°C	−40°C to	85°C	-40°C to 125°C		UNIT
	(0.)	(3311 31)	0/11/11/11/02	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			C _L = 15 pF	130 ⁽¹⁾	180 ⁽¹⁾		110 ⁽¹⁾		110		110		N 41 1-
f _{MAX}			C _L = 50 pF	85	115		75		75		75		MHz
t _{PLH}	OLIK	0	0 45 - 5		5.6 ⁽¹⁾	8.6 ⁽¹⁾	1 ⁽¹⁾	10 ⁽¹⁾	1	10	1	11	
t _{PHL}	CLK	Q	$C_L = 15 pF$		5.6 ⁽¹⁾	8.6 ⁽¹⁾	1 ⁽¹⁾	10 ⁽¹⁾	1	10	1	11	ns
t _{PZH}	ŌĒ	0	0 45 5		5.9 ⁽¹⁾	9 ⁽¹⁾	1 ⁽¹⁾	10.5 ⁽¹⁾	1	10.5	1	11.5	ns
t _{PZL}	OE	Q	C _L = 15 pF		5.9 ⁽¹⁾	9 ⁽¹⁾	1 ⁽¹⁾	10.5 ⁽¹⁾	1	10.5	1	11.5	
t _{PHZ}	ŌĒ	0	0 45 - 5		5.5 ⁽¹⁾	9 ⁽¹⁾	1 ⁽¹⁾	10.5 ⁽¹⁾	1	10.5	1	11.5	
t _{PLZ}	OE	Q	$C_L = 15 pF$		5.5 ⁽¹⁾	9 ⁽¹⁾	1 ⁽¹⁾	10.5 ⁽¹⁾	1	10.5	1	11.5	ns
t _{PLH}	OLIK	0	0 50-5		7.1	10.6	1	12	1	12	1	13	
t _{PHL}	CLK	Q	$C_L = 50 pF$		7.1	10.6	1	12	1	12	1	13	ns
t _{PZH}	ŌĒ	0	0 50-5		7.4	11	1	12.5	1	12.5	1	13.5	
t _{PZL}	OE	Q	$C_L = 50 pF$		7.4	11	1	12.5	1	12.5	1	13.5	ns
t _{PHZ}	ŌĒ	0	C 50 pF		7.1	10.1	1	11.5	1	11.5	1	12.5	
t _{PLZ}	UE	Q	$C_L = 50 pF$		7.1	10.1	1	11.5	1	11.5	1	12.5	ns
t _{sk(o)}			C _L = 50 pF			1 ⁽²⁾				1		1	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.(2) On products compliant to MIL-PRF-38535, this parameter does not apply.

7.10 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}C^{(1)}$

	PARAMETER	SN74AH0	UNIT	
	PARAWETER	MIN	MAX	UNII
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic V _{OH}	4.2		V
$V_{IH(D)}$	High-level dynamic input voltage	3.5		V
$V_{IL(D)}$	Low-level dynamic input voltage		1.5	V

⁽¹⁾ Characteristics are for surface-mount packages only.

7.11 Operating Characteristics


 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST (CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load,	f = 1 MHz	28	pF

Submit Documentation Feedback




7.12 Typical Characteristics





8 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



9 Detailed Description

9.1 Overview


The SNx4AHC574 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.

The states of the Q outputs are not predictable until the first valid clock.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pull-up components.

9.2 Functional Block Diagram



9.3 Feature Description

- 5.5-V tolerant input allows for 5 V to 3.3 V voltage translation
- Slow edges reduce output ringing

9.4 Device Functional Modes

Table 1. Function Table (Each Flip-Flop)

	INPUTS		OUTPUT
ŌĒ	CLK	D	Q
L	↑	Н	Н
L	↑	L	L
L	H or L	X	Q_0
Н	Χ	X	Z

Submit Documentation Feedback



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

SN74AHC574 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5~V at any valid V_{CC} making it Ideal for down translation

10.2 Typical Application




Figure 4. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure


- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the Recommended Operating Conditions table.
 - For specified High and low levels, see V_{IH} and V_{IL} in the Recommended Operating Conditions table.
- 2. Recommend Output Conditions
 - Load currents should not exceed 25 mA per output and 75 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

corporated Submit Documentation Feedback



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μF is recommended. If there are multiple V_{CC} pins, 0.01 μF or 0.022 μF is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μF and 1 μF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.



12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used. or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC}, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example




Figure 6. Layout Diagram

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1995-2014, Texas Instruments Incorporated





15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9685401Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9685401Q2A SNJ54AHC 574FK	Samples
5962-9685401QRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9685401QR A SNJ54AHC574J	Samples
5962-9685401QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9685401QS A SNJ54AHC574W	Samples
SN74AHC574DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA574	Samples
SN74AHC574DGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA574	Samples
SN74AHC574DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC574	Samples
SN74AHC574DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC574	Samples
SN74AHC574DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC574	Samples
SN74AHC574DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC574	Samples
SN74AHC574N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC574N	Samples
SN74AHC574NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC574	Samples
SN74AHC574PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA574	Samples
SN74AHC574PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA574	Samples
SN74AHC574PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA574	Samples
SN74AHC574PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA574	Samples



PACKAGE OPTION ADDENDUM

15-Apr-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC574PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA574	Samples
SNJ54AHC574FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9685401Q2A SNJ54AHC 574FK	Samples
SNJ54AHC574J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9685401QR A SNJ54AHC574J	Samples
SNJ54AHC574W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9685401QS A SNJ54AHC574W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

15-Apr-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHC574, SN74AHC574:

Catalog: SN74AHC574

Military: SN54AHC574

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 6-May-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC574DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHC574DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC574DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHC574NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHC574PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 6-May-2017



*All dimensions are nominal

7 til diffictiolorio are florifital							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC574DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74AHC574DGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74AHC574DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHC574NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AHC574PWR	TSSOP	PW	20	2000	367.0	367.0	38.0

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.