











SN74AUP1G07

SCES591J - JULY 2004-REVISED JUNE 2014

## SN74AUP1G07 Low-Power Single Buffer/Driver With Open-Drain Outputs

#### **Features**

- Available in the Ultra Small 0.64 mm<sup>2</sup> Package (DPW) with 0.5-mm Pitch
- Low Static-Power Consumption  $(I_{CC} = 0.9 \mu A Maximum)$
- Low Dynamic-Power Consumption  $(C_{pd} = 1 pF Typical at 3.3 V)$
- Low Input Capacitance (C<sub>i</sub> = 1.5 pF Typical)
- Low Noise Overshoot and Undershoot <10% of  $V_{CC}$
- I<sub>off</sub> Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input  $(V_{hys} = 250 \text{ mV Typ at } 3.3 \text{ V})$
- Wide Operating V<sub>CC</sub> Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal
- $t_{pd} = 3.3$  ns Maximum at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

### 2 Applications

- **ATCA Solutions**
- Active Noise Cancellation (ANC)
- Barcode Scanner
- **Blood Pressure Monitor**
- **CPAP Machine**
- Cable Solutions
- DLP 3D Machine Vision, Hyperspectral Imaging, Optical Networking, and Spectroscopy
- E-Book
- Embedded PC
- Field Transmitter: Temperature or Pressure Sensor
- **Fingerprint Biometrics**
- HVAC: Heating, Ventilating, and Air Conditioning
- Network-Attached Storage (NAS)
- Server Motherboard and PSU
- Software Defined Radio (SDR)
- TV: High-Definition (HDTV), LCD, and Digital
- Video Communications System
- Wireless Data Access Card, Headset, Keyboard, Mouse, and LAN Card
- X-ray: Baggage Scanner, Medical, and Dental

#### Description

The SN74AUP1G07 device is a single buffer gate with open drain output that operates from 0.8 V to 3.6 V.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SOT-23 (5)	2.90 mm × 1.60 mm		
	SOT (5)	2.00 mm × 1.25 mm		
SN74AUP1G07	SOT (5)	1.60 mm × 1.20 mm		
	USON (6)	1.45 mm × 1.00 mm		
	X2SON (4)	0.80 mm × 0.80 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Schematic





## **Table of Contents**

1	Features 1	Pulse Duration
2	Applications 1	8.2 Enable and Disable Times
3	Description 1	9 Detailed Description 10
4	Simplified Schematic1	9.1 Overview 10
5	Revision History2	9.2 Functional Block Diagram 10
6	Pin Configuration and Functions	9.3 Feature Description10
7	Specifications	9.4 Device Functional Modes10
1	•	10 Application and Implementation 11
	7.1 Absolute Maximum Ratings	10.1 Application Information11
	7.3 Recommended Operating Conditions	10.2 Typical Application11
	7.4 Thermal Information	11 Power Supply Recommendations 13
	7.5 Electrical Characteristics	12 Layout 13
	7.6 Switching Characteristics, C <sub>1</sub> = 5 pF	12.1 Layout Guidelines
	7.7 Switching Characteristics, $C_L = 10 \text{ pF}$	12.2 Layout Example13
	7.8 Switching Characteristics, $C_L = 15 \text{ pF} \dots 6$	13 Device and Documentation Support 14
	7.9 Switching Characteristics, $C_L = 30 \text{ pF}$	13.1 Trademarks14
	7.10 Operating Characteristics	13.2 Electrostatic Discharge Caution14
	7.11 Typical Characteristics	13.3 Glossary14
8	Parameter Measurement Information	14 Mechanical, Packaging, and Orderable
U	8.1 Propagation Delays, Setup and Hold Times, and	Information 14
	o. 1 1 Topagation Delays, Octup and Hold Times, and	

### **5 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision I (October 2012) to Revision J	Page
Updated document to new TI data sheet format.	1
Removed Ordering Information table.	1
Updated I <sub>off</sub> in Features.	1
Added Applications.	1
Added Handling Ratings table.	4
Added Thermal Information table.	5
Added Typical Characteristics.	7
Changes from Revision H (September 2012) to Revision I	Page
Updated DPW package pinout.	3
Changes from Revision F (May 2010) to Revision G	Page

Submit Documentation Feedback

Copyright © 2004–2014, Texas Instruments Incorporated



## 6 Pin Configuration and Functions



N.C. - No internal connection.

DNU - Do not use

See mechancial drawings for dimensions.

#### **Pin Functions**

	PIN							
NAME	DBV, DCK, DRL	DSF, DRY	YFP	DPW	YZP	I/O	DESCRIPTION	
NC	1	1, 5	_	1	A1	_	No Connection	
Α	2	2	A1	2	B1	I	Input A	
GND	3	3	B1	3	C1	_	Ground Pin	
Υ	4	4	B2	4	C2	0	Output Y	
VCC	5	6	A2	5	A2	_	Power Pin	



### 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
$V_{I}$	Input voltage range <sup>(2)</sup>		-0.5	4.6	V
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)		-0.5	4.6	V
Vo	Voltage range applied to any output in the	high or low state (2)	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		<b>–</b> 50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>–</b> 50	mA
Io	Continuous output current			±20	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	e	-65	150	°C
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage		0.8	3.6	V	
		$V_{CC} = 0.8 \text{ V}$	V <sub>CC</sub>			
.,	High level input values	$V_{CC} = 1.0 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		V	
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6		V	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 0.8 V		0		
.,	Lavy lavyal import valta na	$V_{CC} = 1.0 \text{ V to } 1.95 \text{ V}$	0.	35 × V <sub>CC</sub>	V	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		
		V <sub>CC</sub> = 3 V to 3.6 V		0.9		
VI	Input voltage	,	0	3.6	V	
Vo	Output voltage		0	3.6	V	
		V <sub>CC</sub> = 0.8 V		20	μΑ	
		V <sub>CC</sub> = 1.1 V		1.1		
	Lavidaval autorit avimont	V <sub>CC</sub> = 1.4 V		1.7		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 1.65 V		1.9	mA	
		V <sub>CC</sub> = 2.3 V		3.1		
		V <sub>CC</sub> = 3 V		4		
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V to 3.6 V		200	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DBV	DCK	DPW	DRL	DRY	DSF	UNIT
	THERMAL METRIC	5 PINS	5 PINS	5 PINS	5 PINS	6 PINS	6 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	298.6	314.4	291.8	349.7	554.9	407.1	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	240.2	128.7	224.2	120.5	385.4	232.0	
$R_{\theta JB}$	Junction-to-board thermal resistance	134.6	100.6	245.8	171.4	388.2	306.9	°C/W
Ψлт	Junction-to-top characterization parameter	114.5	7.1	31.4	10.8	159.0	40.3	*C/VV
ΨЈВ	Junction-to-board characterization parameter	133.9	99.8	245.6	169.4	384.1	306.0	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	195.4	n/a	n/a	n/a	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C	T <sub>A</sub> = -40°C to 85°C	UNIT
			MIN TYP MAX	MIN MAX	
	I <sub>OL</sub> = 20 μA	0.8 V to 3.6 V	0.1	0.1	
	I <sub>OL</sub> = 1.1 mA	1.1 V	$0.3 \times V_{CC}$	$0.3 \times V_{CC}$	
	I <sub>OL</sub> = 1.7 mA	1.4 V	0.31	0.37	
V	I <sub>OL</sub> = 1.9 mA	1.65 V	0.31	0.35	V
V <sub>OL</sub>	I <sub>OL</sub> = 2.3 mA	2.3 V	0.31	0.33	V
	I <sub>OL</sub> = 3.1 mA	2.3 V	0.44	0.45	
	I <sub>OL</sub> = 2.7 mA	3 V	0.31	0.33	
	I <sub>OL</sub> = 4 mA	3 V	0.44	0.45	
I <sub>I</sub> A input	$V_I = GND \text{ to } 3.6 \text{ V}$	0 V to 3.6 V	0.1	0.5	μΑ
I <sub>off</sub>	$V_I$ or $V_O = 0$ V to 3.6 V	0 V	0.2	0.6	μΑ
$\Delta I_{\text{off}}$	$V_I$ or $V_O = 0$ V to 3.6 V	0 V to 0.2 V	0.2	0.6	μΑ
I <sub>CC</sub>	$V_I = GND \text{ or } V_{CC} \text{ to } 3.6 \text{ V}, \qquad I_O = 0$	0.8 V to 3.6 V	0.5	0.9	μΑ
$\Delta I_{CC}$	$V_I = V_{CC} - 0.6 V,$ $I_O = 0$	3.3 V	40	50	μA
	V – V or CND	0 V	1.5		n.E
Ci	$V_I = V_{CC}$ or GND	3.6 V	1.7		pF
C <sub>o</sub>	V <sub>O</sub> = GND	0 V	1.7		pF

### 7.6 Switching Characteristics, $C_L = 5 pF$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

DADAMETED	FROM	FROM TO (OUTPUT)	V <sub>cc</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to 85°C		UNIT
	(INPUT)			MIN	TYP	MAX	MIN	MAX	
		0.8 V		12.2					
		Y	1.2 V ± 0.1 V	3.4	5.1	7.5	1.5	14.7	-
	Δ.		1.5 V ± 0.1 V	2.3	3.6	5.1	1.3	8.3	
t <sub>pd</sub>	A		1.8 V ± 0.15 V	2.4	3.1	4	1	6.3	ns
			2.5 V ± 0.2 V	1.5	2.1	2.9	0.9	4.1	
			3.3 V ± 0.3 V	1.8	2.2	2.8	1.1	3.3	



## 7.7 Switching Characteristics, $C_L = 10 pF$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to 85°C		UNIT
	(INPUT)			MIN	TYP	MAX	MIN	MAX	
		0.8 V		15					
		A Y	1.2 V ± 0.1 V	4	6.2	9	2.4	16.2	
	Δ.		1.5 V ± 0.1 V	3.1	4.4	6.1	2	9.4	
t <sub>pd</sub>	A		1.8 V ± 0.15 V	3.3	3.9	4.8	1.6	7.1	ns
			2.5 V ± 0.2 V	2.1	2.8	3.5	1.3	4.8	
			3.3 V ± 0.3 V	2.3	3	4	1.4	4.5	

## 7.8 Switching Characteristics, $C_L = 15 pF$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to 85°C		UNIT				
				MIN	TYP	MAX	MIN	MAX					
		0.8 V		18.2									
			1.2 V ± 0.1 V	4.9	7.3	10.4	3.2	17.6	1				
	Δ.	V	1.5 V ± 0.1 V	3.8	5.2	6.8	2.6	10.2					
t <sub>pd</sub>	A	Y	T .	ı	1	ī	1.8 V ± 0.15 V	3.4	4.8	6.7	2.2	7.9	ns
			2.5 V ± 0.2 V	2.4	3.4	4.5	1.9	5.3					
			3.3 V ± 0.3 V	2.2	3.7	5.4	1.8	6.1					

## 7.9 Switching Characteristics, $C_L = 30 pF$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -	UNIT	
	(INPUT)			MIN	TYP	MAX	MIN	MAX	
	А	Υ	0.8 V		26.5				
			1.2 V ± 0.1 V	8.1	10.7	14.4	4.5	21.9	
			1.5 V ± 0.1 V	6.5	7.7	9.4	3.8	13	ns
$t_{pd}$			1.8 V ± 0.15 V	5.8	7.5	9.7	3.2	11	
			2.5 V ± 0.2 V	4.5	5.4	6.7	3	7.1	
			3.3 V ± 0.3 V	3.9	6.3	9.7	2.8	10.4	

## 7.10 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
			0.8 V	1	
			1.2 V ± 0.1 V	1	
<u></u>	Power dissipation capacitance	f = 10 MHz	1.5 V ± 0.1 V	1	
C <sub>pd</sub>			1.8 V ± 0.15 V	1	pF
			2.5 V ± 0.2 V	1	
			3.3 V ± 0.3 V	1	

TPD in ns


150

D001

100




## 7.11 Typical Characteristics






#### 8 Parameter Measurement Information

#### 8.1 Propagation Delays, Setup and Hold Times, and Pulse Duration



LOAD CIRCUIT

	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	V <sub>CC</sub> = 1.8 V ± 0.15 V	$V_{CC}$ = 2.5 V $\pm$ 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
C <sub>L</sub>	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V <sub>M</sub>	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>I</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>



NOTES: A.  $C_L$  includes probe and jig capacitance.


- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f/t_f = 3$  ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- $\begin{array}{ll} \text{D.} & t_{\text{PLH}} \text{ and } t_{\text{PHL}} \text{ are the same as } t_{\text{pd}}. \\ \text{E.} & \text{All parameters and waveforms are not applicable to all devices.} \end{array}$

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




#### 8.2 Enable and Disable Times



TEST	<b>S</b> 1
t <sub>PLZ</sub> /t <sub>PZL</sub>	2×V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	$V_{CC}$ = 1.8 V $\pm$ 0.15 V	$V_{CC}$ = 2.5 V $\pm$ 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
C <sub>L</sub>	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V <sub>M</sub>	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>I</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
V <sub>∆</sub>	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f = 3$  ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms

#### 9 Detailed Description

#### 9.1 Overview

The SN74AUP1G07 device is a single buffer gate with open drain output that operates from 0.8 V to 3.6 V. The output of this single buffer/driver is open drain, and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

The AUP family of devices has quiescent power consumption less than 1ua and comes in the ultra small DPW package. The DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm square footprint saves significant board space over other package options while still retaining the traditional manufacturing friendly lead pitch of 0.5 mm.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The  $I_{off}$  feature also allows for live insertion.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

- Wide operating V<sub>CC</sub> range of 0.8 V to 3.6 V
- 3.6-V I/O tolerant to support down translation
- Input hysteresis allows slow input transition and better switching noise immunity at the input
- I<sub>off</sub> feature allows voltages on the inputs and outputs when V<sub>CC</sub> is 0 V
- · Low noise due to slower edge rates

#### 9.4 Device Functional Modes

**Table 1. Function Table** 

INPUT A	OUTPUT Y
Н	H/Z
L	L



#### 10 Application and Implementation

#### 10.1 Application Information

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire V<sub>CC</sub> range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity. It has a small amount of hysteresis built in allowing for slower or noisy input signals. The lowered drive produces slower edges and prevents overshoot and undershoot on the outputs.

#### 10.2 Typical Application




Figure 5. Typical Application Schematic

#### 10.2.1 Design Requirements


This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits.

#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input conditions
  - Rise time and fall time specs. See (Δt/ΔV) in Recommended Operating Conditions
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in *Recommended Operating Conditions*
  - Inputs are overvoltage tolerant allowing them to go as high as 3.6 V at any valid V<sub>CC</sub>
- 2. Recommend output conditions
  - Load currents should not exceed 20 mA on the output and 50 mA total for the part



# Typical Application (continued) 10.2.3 Application Curves



The AUP family of single gate logic makes excellent translators for the new lower voltage microprocessors that typically are powered from 0.8 V to 1.2 V. They can drop the voltage of peripheral drivers and accessories that are still powered by 3.3 V to the new uC power levels.

Submit Documentation Feedback



#### 11 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the Recommended Operating Conditions table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and a 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 12 Layout

#### 12.1 Layout Guidelines

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 8 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

#### 12.2 Layout Example




Figure 8. Layout Diagram

Product Folder Links: SN74AUP1G07

Copyright © 2004-2014, Texas Instruments Incorporated



#### 13 Device and Documentation Support

#### 13.1 Trademarks

The I<sub>off</sub> feature also allows for live insertion. is a trademark of others. All other trademarks are the property of their respective owners.

#### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





4-May-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74AUP1G07DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(H07F ~ H07R)	Samples
SN74AUP1G07DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H07F	Samples
SN74AUP1G07DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H07F	Samples
SN74AUP1G07DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(H07F ~ H07R)	Samples
SN74AUP1G07DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HV5 ~ HVF ~ HVK ~ HVR)	Samples
SN74AUP1G07DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HV5 ~ HVF ~ HVK ~ HVR)	Samples
SN74AUP1G07DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HV5 ~ HVF ~ HVK ~ HVR)	Samples
SN74AUP1G07DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HV5 ~ HVR)	Samples
SN74AUP1G07DPWR	ACTIVE	X2SON	DPW	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	D4	Samples
SN74AUP1G07DRLR	ACTIVE	SOT-5X3	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HV7 ~ HVR)	Samples
SN74AUP1G07DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HV	Samples
SN74AUP1G07DSF2	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HV	Samples
SN74AUP1G07DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HV	Samples
SN74AUP1G07YFPR	ACTIVE	DSBGA	YFP	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		HV N	Samples
SN74AUP1G07YZPR	ACTIVE	DSBGA	YZP	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HVN	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



#### PACKAGE OPTION ADDENDUM

4-May-2017

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G07DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G07DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G07DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G07DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G07DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74AUP1G07DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G07DCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74AUP1G07DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G07DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3
SN74AUP1G07DRLR	SOT-5X3	DRL	5	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3
SN74AUP1G07DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74AUP1G07DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP1G07DSF2	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q3
SN74AUP1G07DSF2	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q3
SN74AUP1G07DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP1G07YFPR	DSBGA	YFP	4	3000	178.0	9.2	0.89	0.89	0.58	4.0	8.0	Q1
SN74AUP1G07YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



www.ti.com 3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G07DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AUP1G07DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AUP1G07DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AUP1G07DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
SN74AUP1G07DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
SN74AUP1G07DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G07DCKT	SC70	DCK	5	250	202.0	201.0	28.0
SN74AUP1G07DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AUP1G07DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
SN74AUP1G07DRLR	SOT-5X3	DRL	5	4000	184.0	184.0	19.0
SN74AUP1G07DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0
SN74AUP1G07DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP1G07DSF2	SON	DSF	6	5000	202.0	201.0	28.0
SN74AUP1G07DSF2	SON	DSF	6	5000	184.0	184.0	19.0
SN74AUP1G07DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74AUP1G07YFPR	DSBGA	YFP	4	3000	220.0	220.0	35.0
SN74AUP1G07YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0

## DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



## DCK (R-PDSO-G5)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
- The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
- E. This package complies to JEDEC MO-287 variation UFAD.
- $frac{f}{K}$  See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



## DRY (R-PUSON-N6)

### PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211218-3/D





PLASTIC SMALL OUTLINE - NO LEAD




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.





NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.






NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## DRL (R-PDSO-N5)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

  Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



## DRL (R-PDSO-N5)

#### PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



## DBV (R-PDSO-G5)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC registration MO-287, variation X2AAF.





## PLASTIC SMALL OUTLINE NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.