



Sample &

Buy







SN74LVCH16373A

SCAS568N - MARCH 1996 - REVISED SEPTEMBER 2014

# SN74LVCH16373A 16-Bit Transparent D-Type Latch With 3-State Outputs


#### Features 1

**Fexas** 

Instruments

- Member of the Texas Instruments Widebus™ Family
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Ioff Supports Live Insertion, Partial-Power-Down • Mode, and Back-Drive Protection
- Supports Mixed-Mode Signal Operation (5-V Input • and Output Voltages With 3.3-V V<sub>CC</sub>)
- Bus Hold on Data Inputs Eliminates the Need for • External Pull-up or Pull-down Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### Simplified Schematic 4



#### 2 **Applications**

- Wearable Health and Fitness Devices
- Toys
- Power Infrastructures
- Servers


### 3 Description

This 16-bit transparent D-type latch is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

Device	Information <sup>(1)</sup>
--------	----------------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
SN74LVCH16373A	SSOP (48)	15.80 mm × 7.50 mm				
	TSSOP (48)	12.50 mm × 6.10 mm				
	TVSOP (48)	9.70 mm × 4.40 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.



To Seven Other Channels



## **Table of Contents**

1	Feat	ures 1
2	App	lications 1
3	Desc	cription 1
4	Sim	plified Schematic 1
5	Revi	sion History 2
6	Pin (	Configuration and Functions 3
7	Spee	cifications6
	7.1	Absolute Maximum Ratings 6
	7.2	Handling Ratings 6
	7.3	Recommended Operating Conditions7
	7.4	Thermal Information 7
	7.5	Electrical Characteristics
	7.6	Timing Requirements, -40°C to 85°C 8
	7.7	Timing Requirements, -40°C to 125°C8
	7.8	Switching Characteristics, -40°C to 85°C 9
	7.9	Switching Characteristics, -40°C to 125°C 9
	7.10	Operating Characteristics9
	7.11	Typical Characteristics 9

8	Para	meter Measurement Information	10
9	Deta	iled Description	11
	9.1	Overview	11
	9.2	Functional Block Diagram	11
	9.3	Feature Description	12
	9.4	Device Functional Modes	12
10	Арр	lication and Implementation	13
	10.1	Application Information	13
	10.2	Typical Application	13
11	Pow	ver Supply Recommendations	14
12	Lav	out	14
	-	Layout Guidelines	
		Layout Example	
13	Dev	ice and Documentation Support	15
	13.1		
	13.2	Electrostatic Discharge Caution	15
	13.3	Glossary	
14	Mec	hanical, Packaging, and Orderable	
		rmation	15

## 5 Revision History

Changes from Revision M (February 2006) to Revision N

Updated document to new TI data sheet format.	. 1
Deleted Ordering Information table.	. 1
Changed I <sub>off</sub> bullet in Features	. 1
Added Applications.	. 1
Added Pin Functions table	. 4
Added Handling Ratings table	. 6
Changed MAX operating temperature to 125°C in Recommended Operating Conditions table.	. 7
Added Thermal Information table.	. 7
Added –40 to 125°C temperature range to Electrical Characteristics table	. 8
Changed Timing Requirements, -40°C to 85°C table.	. 8
Added –40 to 125°C temperature range to Timing Requirements table.	. 8
Changed Switching Characteristics, -40°C to 85°C table.	. 9
Added –40 to 125°C temperature range to Switching Characteristics	. 9
Added Typical Characteristics.	. 9
Added Detailed Description section	11
Added Application and Implementation section	13
Added Power Supply Recommendations and Layout sections	
	Updated document to new TI data sheet format. Deleted Ordering Information table. Changed I <sub>off</sub> bullet in Features. Added Applications. Added Pin Functions table. Added Pin Functions table. Added Handling Ratings table. Changed MAX operating temperature to 125°C in Recommended Operating Conditions table. Added Thermal Information table. Added Thermal Information table. Added –40 to 125°C temperature range to Electrical Characteristics table. Changed Timing Requirements, –40°C to 85°C table. Added –40 to 125°C temperature range to Timing Requirements table. Changed Switching Characteristics, –40°C to 85°C table. Added –40 to 125°C temperature range to Switching Characteristics. Added Job 125°C temperature range to Switching Characteristics. Added Typical Characteristics. Added Detailed Description section. Added Application and Implementation section. Added Power Supply Recommendations and Layout sections.



www.ti.com

Page



# 6 Pin Configuration and Functions

DGG, DGV, OR DL PACKAGE (TOP VIEW)					
10E 1Q1 1Q2 GND 1Q3 1Q4 1Q3 1Q4 1Q5 1Q6 GND 1Q7 1Q8 QND 2Q2 GND 2Q3 2Q4 V <sub>CC</sub> 2Q5 QND	•		] 1LE ] 1D1 ] 1D2 ] GND ] 1D3 ] 1D4 ] V <sub>CC</sub> ] 1D5 ] 1D6 ] GND ] 1D7 ] 1D8 ] 2D1 ] 2D2 ] GND ] 2D3 ] 2D4 ] V <sub>CC</sub> ] 2D5 ] 2D6 ] GND		
2Q7   2Q8   2 <u>OE</u>	22 23 24	27 26 25	2D7 2D8 2LE		

#### **Pin Functions**

PIN		1/0	DECODIDITION
NO.	NAME	I/O	DESCRIPTION
1	1 <mark>0E</mark>	-	Output Enable 1
2	1Q1	0	1Q1 Output
3	1Q2	0	1Q2 Output
4	GND		Ground Pin
5	1Q3	0	1Q3 Output
6	1Q4	0	1Q4 Output
7	V <sub>CC</sub>		Power Pin
8	1Q5	0	1Q5 Output
9	1Q6	0	1Q6 Output
10	GND	_	Ground Pin
11	1Q7	0	1Q7 Output
12	1Q8	0	1Q8 Output
13	2Q1	0	2Q1 Output
14	2Q2	0	2Q2 Output
15	GND	_	Ground Pin
16	2Q3	0	2Q3 Output
17	2Q4	0	2Q4 Output
18	V <sub>CC</sub>		Power Pin

Copyright © 1996–2014, Texas Instruments Incorporated

PIN		1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
19	2Q5	0	2Q5 Output
20	2Q6	0	2Q6 Output
21	GND		Ground Pin
22	2Q7	0	2Q7 Output
23	2Q8	0	2Q8 Output
24	2 <mark>0E</mark>	I	Output Enable 2
25	2LE	I	2LE Input
26	2D8	I	2D8 Input
27	2D7	I	2D7 Input
28	GND	_	Ground Pin
29	2D6	I	2D6 Input
30	2D5	I	2D5 Input
31	V <sub>CC</sub>		Power Pin
32	2D4	I	2D4 Input
33	2D3	I	2D3 Input
34	GND	_	Ground Pin
35	2D2	I	2D2 Input
36	2D1	I	2D1 Input
37	1D8	I	1D8 Input
38	1D7	I	1D7 Input
39	GND		Ground Pin
40	1D6	I	1D6 Input
41	1D5	I	1D5 Input
42	V <sub>CC</sub>		Power Pin
43	1D4	I	1D4 Input
44	1D3	I	1D3 Input
45	GND	_	Ground Pin
46	1D2	I	1D2 Input
47	1D1	I	1D1 Input
48	1LE	I	Latch Enable 1

### Pin Functions (continued)




GC	GQL OR ZQL PACKAGE (TOP VIEW)						
	1	2	3	4	5	6	_
A B C D E F G H J K	0000	000000000	000 000	000 000	000000000	000000000	

### Table 1. Pin Assignments<sup>(1)</sup> (56-Ball GQL or ZQL Package)

	1	2	3	4	5	6
Α	1 <del>0E</del>	NC	NC	NC	NC	1LE
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V <sub>CC</sub>	V <sub>CC</sub>	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
н	2Q5	2Q6	V <sub>CC</sub>	V <sub>CC</sub>	2F6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
К	2 <mark>0E</mark>	NC	NC	NC	NC	2LE

(1) NC – No internal connection



### Table 2. Pin Assignments<sup>(1)</sup> (54-Ball GRD or ZRD Package)

	1	2	3	4	5	6
Α	1Q1	NC	1 <mark>0E</mark>	1LE	NC	1D1
В	1Q3	1Q2	NC	NC	1D2	1D3
С	1Q5	1Q4	V <sub>CC</sub>	V <sub>CC</sub>	1D4	1D5
D	1Q7	1Q6	GND	GND	1D6	1D7
E	2Q1	1Q8	GND	GND	1D8	2D1
F	2Q3	2Q2	GND	GND	2D2	2D3
G	2Q5	2Q4	V <sub>CC</sub>	V <sub>CC</sub>	2D4	2D5
н	2Q7	2Q6	NC	NC	2D6	2D7
J	2Q8	NC	2 <mark>0E</mark>	2LE	NC	2D8

(1) NC - No internal connection

Copyright © 1996–2014, Texas Instruments Incorporated

#### SN74LVCH16373A

SCAS568N-MARCH 1996-REVISED SEPTEMBER 2014

TEXAS INSTRUMENTS

www.ti.com

### 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high or low state <sup>(2) (3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each $V_{CC}$ or GND			±100	mA

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.

### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	e	-65	150	°C
M	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	M
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V	Supply veltage	Operating	1.65	3.6	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
VIH	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>	
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	5.5	V
V	Output uphana	High or low state	0	V <sub>CC</sub>	V
Vo	Output voltage	3-state	0	5.5	v
		V <sub>CC</sub> = 1.65		-4	
	Lich lovel entruit entruct	$V_{CC} = 2.3 V$		-8	~ ^
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-12	mA
		$V_{CC} = 3 V$		-24	
		V <sub>CC</sub> = 1.65		4	
	Low-level output current	$V_{CC} = 2.3 V$		8	mA
I <sub>OL</sub>		$V_{CC} = 2.7 V$		12	ША
		$V_{CC} = 3 V$		24	
Δt/Δv	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

 All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).

#### 7.4 Thermal Information

		5	SN74LVCH16373	Α	
	THERMAL METRIC <sup>(1)</sup>	DGG	DGV	DL	UNIT
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	64.3	78.4	68.4	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	17.6	30.7	34.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	31.5	41.8	41.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.1	3.8	12.3	°C/vv
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	31.2	41.3	40.4	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### SN74LVCH16373A

SCAS568N-MARCH 1996-REVISED SEPTEMBER 2014

www.ti.com

STRUMENTS

XAS

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS	V	-	40 to 85°C	-40	0 to 125°C	
ARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	MIN	TYP <sup>(1)</sup> MAX	UNI
	I <sub>OH</sub> = -100 μA	1.65 V 3.6 \			V <sub>CC</sub> – 0.2		
	$I_{OH} = -4 \text{ mA}$	1.65	V 1.2		1.2		
V <sub>OH</sub>	I <sub>OH</sub> = -8 mA	2.3 \	/ 1.7		1.7		V
011	10 m 4	2.7 \	/ 2.2		2.2		
	$I_{OH} = -12 \text{ mA}$	3 V	2.4		2.4		
	I <sub>OH</sub> = -24 mA	3 V	2.2		2.2		
	I <sub>OL</sub> = 100 μA	1.65 V 3.6 V		0.2		0.2	
	$I_{OL} = 4 \text{ mA}$	1.65	V	0.45		0.45	
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	2.3 \	/	0.7		0.7	V
	I <sub>OL</sub> = 12 mA	2.7 \	/	0.4		0.4	
	$I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ $I_{OH} = -12 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ $I_{OL} = 100 \mu \text{A}$ $I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	3 V		0.55		0.65	
l	V <sub>I</sub> = 0 to 5.5 V	3.6 \	/	±5		±5	μA
	V <sub>I</sub> = 0.58 V	1.65	25		25		
	V <sub>I</sub> = 1.07 V	1.05	-25		-25		
	V <sub>I</sub> = 0.7 V	2.3 \	, 45		45		
I <sub>I(hold)</sub>	V <sub>I</sub> = 1.7 V	2.3 \	-45		-45		μA
	V <sub>I</sub> = 0.8 V	3 V	75		75		
	V <sub>1</sub> = 2 V	3 V	-75		-75		
	$V_{I} = 0$ to 3.6 $V^{(2)}$	3.6 \	/	±500		±500	
I <sub>off</sub>	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0		±10		±10	μA
I <sub>OZ</sub>	$V_0 = 0$ to 5.5 V	3.6 \	/	±10		±10	μA
laa	$V_I = V_{CC}$ or GND	n = 0 3.6 \	/	20		20	μA
I <sub>CC</sub>	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(3)}$	5 - 0 - 3.0 1		20		20	μΑ
$\Delta I_{CC}$	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V 3.6 V		500		500	μA
Ci	$V_I = V_{CC}$ or GND	3.3 \	/	5			pF
Co	$V_{O} = V_{CC}$ or GND	3.3 \	/	6.5			pF

(1) All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current required to switch the input from one state to another. (3) This applies in the disabled state only.

#### 7.6 Timing Requirements, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	PARAMETER		1.8 V 5 V	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high	3.3		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE $\downarrow$	1.6		1.2		1.7		1.7		ns
t <sub>h</sub>	Hold time, data after LE $\downarrow$	1.0		1.1		1.2		1.2		ns

### 7.7 Timing Requirements, -40°C to 125°C

	PARAMETER		1.8 V 5 V	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high	3.3		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE $\downarrow$	1.6		1.2		1.7		1.7		ns
t <sub>h</sub>	Hold time, data after LE↓	1.0		1.1		1.2		1.2		ns

8



#### 7.8 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO	TO V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPOT)	(001901)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
+	D	Q	1.5	6.4	1	4.2	1	4.9	1.6	4.2	20
lpd	LE	Q	1.5	7.1	1	4.8	1	5.3	2.1	4.6	ns
t <sub>en</sub>	OE	Q	1.5	6.7	1	4.7	1	5.7	1.3	4.7	ns
t <sub>dis</sub>	OE	Q	1.5	8.4	1	5.0	1	6.3	2.5	5.9	ns

#### 7.9 Switching Characteristics, -40°C to 125°C

over operating free-air temperature range (unless otherwise noted)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 3 V	UNIT
	(INFOT)	(001-01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	D	0	1.5	6.8	1	4.6	1	5.9	1.6	4.8	~~
t <sub>pd</sub>	LE	Q	1.5	7.5	1	5.2	1	6.3	2.1	5.4	ns
t <sub>en</sub>	OE	Q	1.5	7.0	1	5.1	1	6.7	1.3	5.5	ns
t <sub>dis</sub>	OE	Q	1.5	9.1	1	5.4	1	7.3	2.5	6.5	ns

### 7.10 Operating Characteristics

 $T_A = 25^{\circ}C$ 


	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
<u> </u>	Power dissipation capacitance	Outputs enabled	6 40 MUL	32	35	39	- 5
C <sub>pd</sub>	per latch	Outputs disabled	f = 10 MHz	4	4	6	р⊦

### 7.11 Typical Characteristics





### 8 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ . G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms



### 9 Detailed Description

#### 9.1 Overview

The SN74LVCH16373A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pull-up components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pull-up or pull-down resistors with the bus-hold circuitry is not recommended.

#### 9.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

SCAS568N-MARCH 1996-REVISED SEPTEMBER 2014



www.ti.com

#### 9.3 Feature Description

- Wide operating voltage range
- Operates from 1.65 V to 3.6 V
- Allows down-voltage translation
  - Inputs accept voltages to 5.5 V
- +  $I_{\text{off}}$  feature allows voltages on the inputs and outputs when  $V_{\text{CC}}$  is 0 V
- Bus hold on data inputs eliminates the need for external pull-up or pull-down resistors

### 9.4 Device Functional Modes

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	н	L	L
L	L	Х	$Q_0$
Н	х	Х	Z

#### Table 3. Function Table



### **10** Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **10.1** Application Information

The SN74LVCH16373A is a high-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. It can produce 24 mA of drive current at 3.3 V; therefore making it ideal for driving multiple outputs. This device is also good for high-speed applications up to 100 MHz. The inputs are 5.5-V tolerant allowing translation down to  $V_{CC}$ .

#### **10.2 Typical Application**




Figure 5. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

- 1. Recommended input conditions
  - Rise time and fall time specs: See ( $\Delta t/\Delta V$ ) in the *Recommended Operating Conditions* table.
  - Specified High and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend output conditions
  - Load currents should not exceed 50 mA per output and 100 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.


#### SN74LVCH16373A

SCAS568N-MARCH 1996-REVISED SEPTEMBER 2014

www.ti.com

#### Typical Application (continued)

#### 10.2.3 Application Curves



#### Power Supply Recommendations 11

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 µF bypass capacitor is recommended. If there are multiple V<sub>CC</sub> pins, 0.01 µF or 0.022 µF is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

### 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 7 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V<sub>CC</sub>; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver.

#### 12.2 Layout Example




Figure 7. Layout Diagram

**NSTRUMENTS** 

**F**EXAS



### **13** Device and Documentation Support

#### 13.1 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### **13.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



2-Oct-2014

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVCH16373ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16373A	Samples
74LVCH16373ADGVRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LDH373A	Samples
SN74LVCH16373ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16373A	Samples
SN74LVCH16373ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LDH373A	Samples
SN74LVCH16373ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16373A	Samples
SN74LVCH16373ADLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16373A	Samples
SN74LVCH16373ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCH16373A	Samples
SN74LVCH16373AZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LDH373A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



2-Oct-2014

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal	All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant	
SN74LVCH16373ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1	
SN74LVCH16373ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1	
SN74LVCH16373ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1	
SN74LVCH16373AZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1	

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

11-Mar-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH16373ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCH16373ADGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74LVCH16373ADLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74LVCH16373AZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	336.6	336.6	28.6

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153




# **ZQL0056A**



# **PACKAGE OUTLINE**

### JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. No metal in this area, indicates orientation.




# ZQL0056A

# **EXAMPLE BOARD LAYOUT**

### JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).




# ZQL0056A

# **EXAMPLE STENCIL DESIGN**

### JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated