











CDCVF2505

SCAS640G -JULY 2000-REVISED AUGUST 2016

CDCVF2505 3.3-V Clock Phase-Lock Loop Clock Driver

Features

- Phase-Lock Loop Clock Driver for Synchronous DRAM and General-Purpose Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 24 MHz to 200 MHz
- Low Jitter (Cycle-to-Cycle): < |150 ps| (Over 66 MHz to 200 MHz Range)
- Distributes One Clock Input to One Bank of Five Outputs (CLKOUT Used to Tune the Input-Output
- Three-States Outputs When There Is No Input Clock
- Operates From Single 3.3-V Supply
- Available in 8-Pin TSSOP and 8-Pin SOIC **Packages**
- Consumes Less Than 100 mA (Typical) in Power-Down Mode
- Internal Feedback Loop Is Used to Synchronize the Outputs to the Input Clock
- 25- Ω On-Chip Series Damping Resistors
- Integrated RC PLL Loop Filter Eliminates the Need for External Components

Applications

- Synchronous DRAMs
- **Industrial Applications**
- General-Purpose Zero-Delay Clock Buffers

3 Description

The CDCVF2505 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. This device uses a PLL to precisely align the output clocks (1Y[0-3] and CLKOUT) to the input clock signal (CLKIN) in both frequency and phase. The CDCVF2505 operates at 3.3 V and also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs provides low-skew, low-jitter copies of CLKIN. Output duty cycles are adjusted to 50 percent, independent of duty cycle at CLKIN. The device automatically goes into power-down mode when no input signal is applied to CLKIN.

The loop filter for the PLLs is included on-chip. This minimizes the component count, space, and cost.


The CDCVF2505 is characterized for operation from -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
CDCVF2505	SOIC (8)	4.90 mm × 3.90 mm			
	TSSOP (8)	4.40 mm × 3.00 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Block Diagram



Copyright @ 2016, Texas Instruments Incorporated



Table of Contents

1	Egaturas 4		9.2 Functional Block Diagram	ρ
-	Features 1			
2	Applications 1		9.3 Feature Description	
3	Description 1		9.4 Device Functional Modes	9
4	Revision History2	10	Application and Implementation	10
5	Description (continued)3		10.1 Application Information	10
6	Pin Configuration and Functions3		10.2 Typical Application	10
7	Specifications	11	Power Supply Recommendations	12
•	7.1 Absolute Maximum Ratings	12	Layout	12
	7.2 ESD Ratings		12.1 Layout Guidelines	12
	7.3 Recommended Operating Conditions		12.2 Layout Example	12
	7.4 Thermal Information	13	Device and Documentation Support	13
	7.5 Electrical Characteristics		13.1 Documentation Support	13
	7.6 Timing Requirements5		13.2 Receiving Notification of Documentation Updates	13
	7.7 Switching Characteristics		13.3 Community Resources	13
	7.8 Typical Characteristics		13.4 Trademarks	13
8	Parameter Measurement Information		13.5 Electrostatic Discharge Caution	13
9			13.6 Glossary	13
9	Detailed Description 8	14	Mechanical, Packaging, and Orderable	
	9.1 Overview 8		Information	13

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (February 2012) to Revision G


Page



5 Description (continued)

Because it is based on the PLL circuitry, the CDCVF2505 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN, and following any changes to the PLL reference.

6 Pin Configuration and Functions



Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION			
NAME	NO.	ITPE\/	DESCRIPTION			
1Y[0-3]	2, 3, 5, 7	0	Clock outputs. These outputs are low-skew copies of CLKIN. Each output has an integrated $25-\Omega$ series damping resistor.			
CLKIN	1	I	Clock input. CLKIN provides the clock signal to be distributed by the CDCVF2505 clock driver. CLKIN is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid signal is applied, a stabilization time (100 µs) is required for the PLL to phase lock the feedback signal to CLKIN.			
CLKOUT	8	0	Feedback output. CLKOUT completes the internal feedback loop of the PLL. This connection is made inside the chip and an external feedback loop should NOT be connected. CLKOUT can be loaded with a capacitor to achieve zero delay between CLKIN and the Y outputs.			
GND	4	Р	Ground			
V _{DD} 3.3V	6	Р	3.3-V supply			

⁽¹⁾ I = Input, O = Output, and P = Power



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{DD}	Supply voltage	-0.5	4.3	V
VI	Input voltage ⁽²⁾⁽³⁾	-0.5	V _{DD} + 0.5	V
Vo	Output voltage ⁽²⁾⁽³⁾	-0.5	V _{DD} + 0.5	V
I _{IK}	Input clamp current (V _I < 0 or V _I > V _{DD})		±50	mA
I _{OK}	Output clamp current (V _O < 0 or V _O > V _{DD})		±50	mA
Io	Continuous total output current (V _O = 0 to V _{DD})		±50	mA
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V
		Machine model (MM)	±300]

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	3	3.3	3.6	V
V _{IH}	High-level input voltage	0.7 V _{DD}			V
V_{IL}	Low-level input voltage			0.3 V _{DD}	V
VI	Input voltage	0		V_{DD}	V
I _{OH}	High-level output current			-12	mA
I _{OL}	Low-level output current			12	mA
T _A	Operating free-air temperature	-40		85	°C

7.4 Thermal Information

		CDCVF2505			
	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	112.3	175.8	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	55.8	61.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	53.1	104.3	°C/W	
ΨЈТ	Junction-to-top characterization parameter	12.8	7.7	°C/W	
ΨЈВ	Junction-to-board characterization parameter	52.5	102.6	°C/W	
R _θ JC(bot)	Junction-to-case (bottom) thermal resistance	_	_	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽³⁾ This value is limited to 4.3 V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51.



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	NS	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IK}	Input voltage	$I_{I} = -18 \text{ mA}, V_{DD} = 3 \text{ V}$				-1.2	V	
		$I_{OH} = -100 \mu A$, $V_{DD} = MIN$ to MA	ΑX	$V_{DD} - 0.2$				
V_{OH}	High-level output voltage	$I_{OH} = -12 \text{ mA}, V_{DD} = 3 \text{ V}$		2.1			V	
		$I_{OH} = -6 \text{ mA}, V_{DD} = 3 \text{ V}$		2.4				
		$I_{OH} = 100 \mu A$, $V_{DD} = MIN$ to MAX	X			0.2		
V_{OL}	Low-level output voltage	$I_{OH} = 12 \text{ mA}, V_{DD} = 3 \text{ V}$				8.0	V	
		$I_{OH} = 6 \text{ mA}, V_{DD} = 3 \text{ V}$				0.55		
	I _{OH} High-level output current	V _O = 1 V, V _{DD} = 3 V		-27			A	
IOH		$V_O = 1.65 \text{ V}, V_{DD} = 3.3 \text{ V}$			-36		mA	
	Low lovel output ourrent	$V_{O} = 2 \text{ V}, V_{DD} = 3 \text{ V}$		27			mA	
I _{OL}	Low-level output current	$V_O = 1.65 \text{ V}, V_{DD} = 3.3 \text{ V}$			40		MA	
I	Input current	$V_I = 0 V \text{ or } V_{DD}$				±5	μΑ	
Cı	Input capacitance	$V_I = 0 \text{ V or } V_{DD}, V_{DD} = 3.3 \text{ V}$			4.2		pF	
_	Output conscitores	Output conscitours			2.8		~F	
Co	Output capacitance	$V_I = 0 \text{ V or } V_{DD}, V_{DD} = 3.3 \text{ V}$	CLKOUT		5.2		pF	

⁽¹⁾ All typical values are at respective nominal V_{DD} and 25°C

7.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
SUPPL	Y VOLTAGE, V _{DD} = 3.3 V ±0.3 V					
f _{clk}	Clock frequency		24		200	MHz
	lanut ala ak dutu ayala	24 MHz to 85 MHz ⁽¹⁾	30%		85%	
	Input clock duty cycle	86 MHz to 200 MHz	40%	50%	60%	
	Stabilization time ⁽²⁾				100	μs
SUPPL	Y VOLTAGE, V _{DD} = 2.7 V				·	
f _{clk}	Clock frequency		42		166	MHz
	lament alamba destre accala	42 MHz to 85 MHz ⁽¹⁾	30%		70%	
	Input clock duty cycle	86 MHz to 166 MHz	40%	50%	60%	
	Stabilization time ⁽²⁾				100	μs

⁽¹⁾ Assured by design but not 100% production tested

⁽²⁾ Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

TEXAS INSTRUMENTS

7.7 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $C_L = 25$ pF, $V_{DD} = 3.3$ V ± 0.3 V⁽¹⁾


	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
t _{pd}	Propagation delay, normalized (see Figure 2)	CLKIN to Yn, f = 66 MHz to 200 MHz	-150		150	ps
t _{sk(o)}	Output skew ⁽³⁾	Yn to Yn			150	ps
	Jitter (cycle-to-cycle) (see Figure 4)	f = 66 MHz to 200 MHz		70	150	20
t _{c(jit_cc)}		f = 24 MHz to 50 MHz		200	400	ps
odc	Output duty cycle (see Figure 3)	f = 24 MHz to 200 MHz at 50% V _{DD}	45%		55%	
t _r	Rise time	$V_O = 0.4 \text{ V to 2 V}$	0.5		2	ns
t _f	Fall time	V _O = 2 V to 0.4 V	0.5		2	ns

⁽¹⁾ Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

- (2) All typical values are at respective nominal V_{DD} and 25°C
- (3) The t_{sk(o)} specification is only valid for equal loading of all outputs.

7.8 Typical Characteristics

at 3.3 V, 25°C (unless otherwise noted)





8 Parameter Measurement Information




Figure 5. Test Load Circuit




Figure 6. Voltage Threshold for Measurements, Propagation Delay (T_{pd})




Figure 7. Output Skew




Figure 8. Cycle-to-Cycle Jitter


Copyright © 2000–2016, Texas Instruments Incorporated

9 Detailed Description

9.1 Overview

The CDCVF2505 is designed for synchronous DRAM in server systems. This makes the device ideal for applications which require the lowest possible skew between a provided reference clock and the clock copies generated from the internal oscillator. At the same time, the phase-locked-loop has a high enough bandwidth to track a spread-spectrum reference clock.

9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

9.3 Feature Description

The CDCVF2505 provides a single high-impedance reference input to a phase-locked-loop circuit (PLL). The reference is directly fed to a phase comparator. The control circuit loop filter is integrated into the device. The oscillator output is fed to a clock tree with five output buffers. One of them is used as feedback to close the loop of the PLL circuit. (4) The feedback path is designed for lowest phase difference or skew seen between reference input and outputs. With respect to the supported reference frequency range the seen phase difference is negligible to the clock period. Thus the CDCVF2505 is categorized as a Zero Delay PLL.

The CDCVF2505 contains an reference clock detector. This edge detector connected to CLKIN pin automatically powers down the PLL and tri-states the output buffers to save power, as soon as the input reference frequency goes below the minimum operating frequency range.

(4) The CLKOUT pin shall not be used to drive a trace, but only for delay tuning.



9.4 Device Functional Modes

The device has two functional modes: active and power down.

The CDCVF2505 automatically switches from active to power down, and vice versa, when the detected CLKIN reference frequency is low. The PLL automatically switches on and tries to lock to the reference clock as soon as the input frequency exceeds 20 MHz (typical). The PLL switches off and tri-states the output buffers when the input frequency goes below 12 MHz (typical).

Table 1. Function Table

INPUT	OUTPUTS					
CLKIN	1Y (0:3)	CLKOUT				
L	L	L				
Н	Н	Н				
≤1 MHz ⁽¹⁾	Z	Z				

(1) Full device functionality is specified for frequencies equal to or higher than 24 MHz. Below 1 MHz, the device goes in power-down mode in which the PLL is turned off and the outputs enter into Hi-Z mode.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The CDCVF2505 is designed for ease of use. The internal PLL operates without additional configuration required by the user.

10.2 Typical Application




Figure 9. Typical SDRAM Application

10.2.1 Design Requirements

The CLKOUT pin can be used to optimize the feedback delay using discrete capacitors placed at the pin to introduce additional delay on the feedback signal.

10.2.2 Detailed Design Procedure


The following steps describe how to optimize the propagation delay of the PLL:


- Determine the average output load seen by all clock outputs Y[3:0].
- Decide how the phase relationship between the CLKIN reference and the clock outputs shall be:
 - zero delay
 - leading CLKIN phase with respect to Y[3:0].
 - lagging CLKIN phase with respect to Y[3:0].
- Look up an initial typical value for the delta load using Figure 10:
 - for zero delay: match the loading
 - for leading CLKIN phase: load CLKOUT less than Y[3:0]
 - for lagging CLKIN phase: load CLKOUT more than Y[3:0]



Typical Application (continued)

10.2.3 Application Curves





11 Power Supply Recommendations

The power supply decoupling can be optimized to the power plane capacitance and resonance, which is determined by the circuit board size and dielectric material for the buffered frequency of interest. Details can be found in *Design and Layout Guidelines for the CDCVF2505 Clock Driver* (SCAA045). For basic functionality, the device shall receive at least 100 nF as local decoupling capacitor.

12 Layout

12.1 Layout Guidelines

TI recommends the following layout guidelines for designing in the CDCVF2505 on a printed-circuit board:

- Provide a full ground or reference plane for the clock traces and the decoupling section.
- Ground floods including stitching using VIAs help prevent the clock injecting spectral lines to surrounding components.
- The decoupling must be placed very close to the device package. The decoupling capacitors can also be
 placed on the bottom layer of the board. See Design and Layout Guidelines for the CDCVF2505 Clock Driver
 (SCAA045) for detailed recommendations.
- The CLKOUT pin can have a very short connection to tuning capacitors for the internal feedback.

12.2 Layout Example




Figure 12. Layout Illustration



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

Design and Layout Guidelines for the CDCVF2505 Clock Driver (SCAA045)

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2000–2016, Texas Instruments Incorporated





15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCVF2505D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKV05	Samples
CDCVF2505DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKV05	Samples
CDCVF2505DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKV05	Samples
CDCVF2505DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKV05	Samples
CDCVF2505PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKV05	Samples
CDCVF2505PWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKV05	Samples
CDCVF2505PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKV05	Samples
CDCVF2505PWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKV05	Samples
HPA00771PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKV05	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

15-Apr-2017

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-May-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCVF2505DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
CDCVF2505PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 12-May-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCVF2505DR	SOIC	D	8	2500	367.0	367.0	38.0
CDCVF2505PWR	TSSOP	PW	8	2000	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.