











SN75468, SN75469

SLRS023E - DECEMBER 1976-REVISED JANUARY 2015

SN7546x Darlington Transistor Arrays

Features

- 500-mA Rated Collector Current (Single Output)
- High-Voltage Output 100 V
- **Output Clamp Diodes**
- Inputs Compatible With Various Types of Logic
- Relay Driver Applications
- Higher-Voltage Versions of ULN2003A and ULN2004A, for Commercial Temperature range

Applications

- **Relay Drivers**
- **Hammer Drivers**
- Lamp Drivers
- Display Drivers (LED and Gas Discharge)
- Line Drivers
- Logic Buffers

3 Description

The SN75468 and SN75469 are high-voltage, highcurrent Darlington transistor arrays. Each consists of seven NPN Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of each Darlington pair is 500 mA. The Darlington pairs may be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED discharge), line drivers, and logic buffers.

The SN75468 has a 2700-Ω series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS. The SN75469 has a 10.5-k Ω series base resistor to allow its operation directly with CMOS or PMOS that use supply voltages of 6 to 15 V. The required input current is below that of the SN75468.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE (PIN) | BODY SIZE (NOM) |
|-------------|---------------|--------------------|
| | D (16) | 9.90 mm × 3.91 mm |
| SN7546x | N (16) | 19.30 mm × 6.35 mm |
| | NS (16) | 10.30 mm × 5.30 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic






Table of Contents

| 1 | Features 1 | | 9.2 Functional Block Diagram | 9 |
|---|-----------------------------------------------------------------|----|--------------------------------------------------|----|
| 2 | Applications 1 | | 9.3 Feature Description | 9 |
| 3 | Description 1 | | 9.4 Device Functional Modes | 9 |
| 4 | Simplified Schematic | 10 | Application and Implementation | 10 |
| 5 | Revision History2 | | 10.1 Application Information | 10 |
| 6 | Pin Configuration and Functions | | 10.2 Typical Application | 10 |
| 7 | - | | 10.3 System Examples | 12 |
| ′ | Specifications | 11 | Power Supply Recommendations | 14 |
| | 7.1 Absolute Maximum Ratings | 12 | Layout | 14 |
| | 7.2 ESD Ratings | | 12.1 Layout Guidelines | |
| | 7.4 Thermal Information | | 12.2 Layout Example | |
| | 7.5 Electrical Characteristics | 13 | Device and Documentation Support | 15 |
| | 7.6 Switching Characteristics | | 13.1 Related Links | 15 |
| | 7.7 Typical Characteristics | | 13.2 Trademarks | 15 |
| 8 | Parameter Measurement Information | | 13.3 Electrostatic Discharge Caution | 15 |
| • | | | 13.4 Glossary | 15 |
| 9 | Detailed Description 9 9.1 Overview 9 | 14 | Mechanical, Packaging, and Orderable Information | 15 |

5 Revision History

Changes from Revision D (November 2004) to Revision E

Page


Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,
Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section.

Deleted Ordering Information table.



6 Pin Configuration and Functions

SN75468 . . . D, N, OR NS PACKAGE SN75469 . . . D OR N PACKAGE



Pin Functions

| PIN | | TYPE | DESCRIPTION | | | | | | |
|--------|---------|------|-----------------------------------------------------------------------|--|--|--|--|--|--|
| NAME | NO. | ITPE | DESCRIPTION | | | | | | |
| <1:7>B | 1 - 7 | I | Channel 1 through 7 darlington base input | | | | | | |
| <1:7>C | 16 - 10 | 0 | Channel 1 through 7 darlington collector output | | | | | | |
| E | 7 | _ | Common Emmitter shared by all channels (typically tied to ground) | | | | | | |
| COM | 8 | I/O | Common cathode node for flyback diodes (required for inductive loads) | | | | | | |



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN MAX | UNIT |
|------------------|----------------------------------------|-----------------|------|
| V_{CE} | Collector-emitter voltage | 100 | V |
| VI | Input voltage (2) | 30 | V |
| | Peak collector current | 500 | mA |
| I _{OK} | Output clamp current | 500 | mA |
| | Total emitter-terminal current | -2.5 | Α |
| T_J | Operating virtual junction temperature | 150 | °C |
| T _{stg} | Storage temperature range | - 65 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|-------------|-------------------------|-------------------------------------------------------------------------------|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) | ±2000 | |
| $V_{(ESD)}$ | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | ±500 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | MIN | MAX | UNIT |
|-------------------------------------|-----|-----|------|
| V _I | 0 | 5 | V |
| V _{CC} | 0 | 100 | V |
| T _J Junction Temperature | -40 | 125 | °C |

7.4 Thermal Information

| | | SN7546x | |
|------------------------|----------------------------------------------|---------|-------|
| | THERMAL METRIC ⁽¹⁾ | D | UNIT |
| | | 16 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 73 | |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 40.3 | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 38.9 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 10.9 | *C/VV |
| ΨЈВ | Junction-to-board characterization parameter | 38.7 | |
| R ₀ JC(bot) | Junction-to-case (bottom) thermal resistance | N/A | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

 $T_A = 25$ °C (unless otherwise noted)

| | DADAMETED | TEST 00 | NDITIONS(1) | S | N75468 | | s | N75469 | | LINUT |
|----------------------|--------------------------------------|---------------------------------------------|-----------------------------------------------|-----|--------|------|-----|--------|-----|-------|
| | PARAMETER | TEST CO | TEST CONDITIONS ⁽¹⁾ | | | MAX | MIN | TYP | MAX | UNIT |
| | | | I _C = 125 mA | | | | | | | |
| | | | I _C = 200 mA | | | 2.4 | | | | 1 |
| | On state in much walks as | V 0.V | I _C = 250 mA | | | 2.7 | | | | |
| $V_{I(on)}$ | On-state input voltage | V _{CE} = 2 V | I _C = 275 mA | | | | | | | V |
| | | | I _C = 300 mA | | | 3 | | | | 1 |
| | | | I _C = 350 mA | | | | | | | 1 |
| | | I _I = 250 μA, IC = 10 | 00 mA | | 0.9 | 1.1 | | 0.9 | 1.1 | |
| V _{CE(sat)} | Collector-emitter saturation voltage | $I_1 = 350 \mu A, IC = 10$ | | 1 | 1.3 | | 1 | 1.3 | V | |
| | | $I_1 = 500 \mu A, IC = 10$ | | 1.2 | 1.6 | | 1.2 | 1.6 | | |
| V _F | Clamp-diode forward voltage | I _F = 350 mA | | | 1.7 | 2 | | 1.7 | 2 | V |
| | | V _{CE} = 100 V, I _I = 0 | | | | 50 | | | 50 | |
| I _{CEX} | collector cutoff current | V _{CE} = 100 V, | $I_1 = 0$ | | | 100 | | | 100 | μΑ |
| | | TA = 70°C | V _I = 1 V | | | | | | 500 | 1 |
| I _{I(off)} | Off-state input current | V _{CE} = 50 V, I _C = 50 | 00 μA, T _A = 70°C | 50 | 65 | | 50 | 65 | | μΑ |
| | | V _I = 3.85 V | | | 0.93 | 1.35 | | | | |
| I _I | Input current | V _I = 5 V | | | | | | 0.35 | 0.5 | mA |
| | | V _I = 12 V | | | | | 1 | 1.45 | 1 | |
| | Claren diada varrana arrent | V _R = 100 V | | | | 50 | | | 50 | |
| I _R | Clamp-diode reverse current | V _R = 100 V, T _A = 7 | V _R = 100 V, T _A = 70°C | | | 100 | | | 10 | μA |
| Ci | Input Capacitance | V _I = 0, f = 1 MHz | | | 15 | 25 | | 15 | 25 | pF |

⁽¹⁾ All electrical characteristics are measured with 0.1- μF capacitors connected at REF, CT, and V_{CC} to GND.

7.6 Switching Characteristics

 $T_A = 25$ °C free-air temperature

| | PARAMETER | TEST CONDITIONS ⁽¹⁾ | MIN | TYP | MAX | UNIT |
|------------------|--------------------------------------------------|----------------------------------------------------------------------|---------------------|------|-----|------|
| t _{PLH} | Propagation delay time, low-to-high-level output | $V_S = 20 \text{ V}, R_L = 163 \Omega, C_L = 15 \text{ pF},$ | | 0.25 | 1 | μs |
| t _{PHL} | Propagation delay time, high-to-low-level output | See Figure 14 | | 0.25 | 1 | μs |
| V _{OH} | High-level output voltage after switching | $V_S = 50 \text{ V}, I_O = 300 \text{ mA}, \text{ See}$ Figure 14 | V _S - 20 | | | mV |

(1) All switching characteristics are measured with 0.1- μ F capacitors connected at REF and V_{CC} to GND.

Copyright © 1976–2015, Texas Instruments Incorporated Product Folder Links: SN75468 SN75469 Collector Current - mA

150 ن

100

50

25 50 75



7.7 Typical Characteristics




Figure 1. Collector-Emitter Saturation Voltage
vs
Collector Current (One Darlington)





Figure 2. Collector-Emitter Saturation Voltage
vs
Total Collector Current (Two Darlingtons in Parallel)



I_I - Input Current - mA
Figure 3. Output Current vs Input Current

100 125 150




Figure 4. D Package Maximum Collector Current vs
Duty Cycle





Figure 5. N Package Maximum Collector Current vs
Duty Cycle

Submit Documentation Feedback

Copyright © 1976–2015, Texas Instruments Incorporated



8 Parameter Measurement Information



Open




Figure 8. I_{I(off)}




Figure 10. V_{I(on)}




Figure 12. I_R




Figure 7. I_{CES}




Figure 9. I_I




Figure 11. h_{FE}, V_{CE(sat)}





Figure 13. V_F




Parameter Measurement Information (continued)



- A. The pulse generator has the following characteristics: PRR = 12.5 kHz, Z_0 = 50 Ω .
- B. CL includes probe and jig capacitance.
- C. For testing the '468, $V_{IH} = 3 \text{ V}$; for the '469, $V_{IH} = 8 \text{ V}$.

Figure 14. Test Circuit and Voltage Waveforms



- A. The pulse generator has the following characteristics: PRR = 12.5 kHz, Z_0 = 50 Ω .
- B. CL includes probe and jig capacitance.
- C. For testing the '468, $V_{IH} = 3 \text{ V}$; for the '469, $V_{IH} = 8 \text{ V}$.

Figure 15. Latch-Up Test Circuit and Voltage Waveforms

Submit Documentation Feedback



9 Detailed Description


9.1 Overview

This standard device has proven ubiquity and versatility across a wide range of applications. This is due to its integration of 7 Darlington transistors that are capable of sinking up to 500 mA and wide GPIO range capability.

The SN75468 comprises seven high voltage, high current NPN Darlington transistor pairs. All units feature a common emitter and open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads. The SN75468 has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5.0 V or 3.3 V. The SN75468 offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

This device can operate over a wide temperature range (-40°C to 105°C).

9.2 Functional Block Diagram



All resistor values shown are nominal.

9.3 Feature Description

Each channel of SN75468 consists of Darlington connected NPN transistors. This connection creates the effect of a single transistor with a very high current gain (β 2). This can be as high as 10,000 A/A at certain currents. The very high β allows for high output current drive with a very low input current, essentially equating to operation with low GPIO voltages.

The GPIO voltage is converted to base current via the 2.7 k Ω resistor connected between the input and base of the pre-driver Darlington NPN. The 7.2 k Ω & 3.0 k Ω resistors connected between the base and emitter of each respective NPN act as pull-downs and suppress the amount of leakage that may occur from the input.

The diodes connected between the output and COM pin is used to suppress the kick-back voltage from an inductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the coils causes a reverse current to flow into the coil supply via the kick-back diode.

In normal operation the diodes on base and collector pins to emitter will be reversed biased. If these diode are forward biased, internal parasitic NPN transistors will draw (a nearly equal) current from other (nearby) device pins.

9.4 Device Functional Modes

9.4.1 Inductive Load Drive

When the COM pin is tied to the coil supply voltage, SN75468 is able to drive inductive loads and supress the kick-back voltage via the internal free wheeling diodes.

9.4.2 Resistive Load Drive

When driving a resistive load, a pull-up resistor is needed in order for SN75468 to sink current and for there to be a logic high level. The COM pin can be left floating for these applications.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

SN75468 will typically be used to drive a high voltage and/or current peripheral from an MCU or logic device that cannot tolerate these conditions. The following design is a common application of SN75468, driving inductive loads. This includes motors, solenoids & relays. Each load type can be modeled by what's seen in Figure 16.

10.2 Typical Application




Figure 16. SN75468 as Inductive Load Driver

10.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

Table 1. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|-------------------------------------|-----------------------------|
| GPIO Voltage | 3.3 V or 5.0 V |
| Coil Supply Voltage | 12 V to 100 V |
| Number of Channels | 7 |
| Output Current (R _{COIL}) | 20 mA to 300 mA per channel |
| Duty Cycle | 100% |

(2)

(3)



10.2.2 Detailed Design Procedure

When using SN75468 in a coil driving application, determine the following:

- Input voltage range
- Temperature range
- Output and drive current
- Power dissipation

10.2.2.1 Drive Current

The coil current is determined by the coil voltage (VSUP), coil resistance & output low voltage (V_{OL} or V_{CE(SAT)}). $I_{COIL} = (V_{SUP} - V_{CE(SAT)}) / R_{COIL}$

10.2.2.2 Output Low Voltage

The output low voltage (V_{OL}) is the same thing as $V_{CE(SAT)}$ and can be determined by the *Electrical* Characteristics table, Figure 1, or Figure 2.

10.2.2.3 Power Dissipation & Temperature

The number of coils driven is dependent on the coil current and on-chip power dissipation. The number of coils driven can be determined by Figure 4 or Figure 5.

For a more accurate determination of number of coils possible, use the below equation to calculate SN75468 onchip power dissipation P_D:

$$P_{D} = \sum_{i=1}^{N} V_{OLi} \times I_{Li}$$

Where:

N is the number of channels active together.

$$V_{OLi}$$
 is the OUT_i pin voltage for the load current I_{Li} . This is the same as $V_{CE(SAT)}$

In order to guarantee reliability of SN75468 and the system the on-chip power dissipation must be lower that or equal to the maximum allowable power dissipation (PD(MAX)) dictated by below equation Equation 3.

$$PD_{(MAX)} = \left(T_{J(MAX)} - T_{A}\right)_{\theta_{JA}}$$

Copyright © 1976-2015, Texas Instruments Incorporated

Where:

T_{J(MAX)} is the target maximum junction temperature.

T_A is the operating ambient temperature.


 θ_{JA} is the package junction to ambient thermal resistance.

It is recommended to limit SN75468 IC's die junction temperature to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation.



10.2.3 Application Curves

The following curves were generated with SN75468 driving an OMRON G5NB relay – V_{in} = 5.0V; V_{sup} = 12 V & R_{COIL} = 2.8 k Ω



10.3 System Examples




Figure 19. TTL to Load Schematic

2 Submit Documentation Feedback

Copyright © 1976–2015, Texas Instruments Incorporated



System Examples (continued)




Figure 20. Buffer to Higher Current Loads Schematic




Figure 21. Pull-up Resistor Schematic



11 Power Supply Recommendations

This part does not need a power supply; however, the COM pin is typically tied to the system power supply. When this is the case, it is very important to make sure that the output voltage does not heavily exceed the COM pin voltage. This will heavily forward bias the fly-back diodes and cause a large current to flow into COM, potentially damaging the on-chip metal or over-heating the part.

12 Layout

12.1 Layout Guidelines

Thin traces can be used on the input due to the low current logic that is typically used to drive SN75468. Care must be taken to separate the input channels as much as possible, as to eliminate cross-talk. Thick traces are recommended for the output, in order to drive whatever high currents that may be needed. Wire thickness can be determined by the trace material's current density and desired drive current.

Since all of the channels currents return to a common emitter, it is best to size that trace width to be very wide. Some applications require up to 2.5 A.

12.2 Layout Example




Figure 22. Package Layout

Submit Documentation Feedback



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY | |
|---------|--------------------|--------------|---------------------|---------------------|---------------------|--|
| SN75468 | SN75468 Click here | | Click here | Click here | Click here | |
| SN75469 | N75469 Click here | | Click here | Click here | Click here | |

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN75468 SN75469

Copyright © 1976-2015, Texas Instruments Incorporated





7-Nov-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------------|--------------|------------------|---------|
| SN75468D | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | (6) CU NIPDAU | (3) Level-1-260C-UNLIM | 0 to 70 | (4/5) SN75468 | Samples |
| SN75468DE4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75468 | Samples |
| SN75468DR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75468 | Samples |
| SN75468DRG4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75468 | Samples |
| SN75468N | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN75468N | Samples |
| SN75468NE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN75468N | Samples |
| SN75468NSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75468 | Samples |
| SN75468NSRG4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75468 | Samples |
| SN75469D | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75469 | Samples |
| SN75469DE4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75469 | Samples |
| SN75469DG4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75469 | Samples |
| SN75469DR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75469 | Samples |
| SN75469N | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN75469N | Samples |
| SN75469NE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN75469N | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

7-Nov-2014

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Nov-2014

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|-----------------------------------------------------------|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN75469DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |

www.ti.com 7-Nov-2014



*All dimensions are nominal

| Device Package Type | | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|---------------------|------|-----------------|------|------|-------------|------------|-------------|--|
| SN75469DR | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 | |

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity