HT16C22/HT16C22G RAM Mapping 44*4 LCD Controller Driver



Features

- Operating voltage:2.4~5.5V
- Internal 32kHz RC oscillator
- Bias: 1/2 or 1/3; Duty: 1/4
- Internal LCD bias generation with voltage-follower buffers
- I²C-bus interface
- Two Selectable LCD frame frequencies: 80Hz or 160Hz
- 44 x 4 bits RAM for display data storage
- Max. 44 x 4 patterns, 44 segments and 4 commons
- Versatile blinking modes
- · R/W address auto increment
- Internal 16-step voltage adjustment to adjust LCD operating voltage
- Low power consumption
- Provides V_{LCD} pin to adjust LCD operating voltage
- Manufactured in silicon gate CMOS process
- Package Type: 48LQFP, 52QFP, chip and COG.

Applications


- Electronic meter
- Water meter
- Gas meter
- · Heat energy meter
- Household appliance
- Games
- Telephone
- Consumer electronics

General Description

The HT16C22/HT16C22G device is a memory mapping and multi-function LCD controller driver. The maximum Display segments of the device are 176 patterns (44 segments and 4commons). The software configuration feature of the HT16C22/HT16C22G makes it suitable for multiple LCD applications including LCD modules and display subsystems. The HT16C22/HT16C22G device communicates with most microprocessors / microcontrollers via a two-line bidirectional I²C-bus.




Block Diagram






Pin Assignment




Note: The *COM1 and *COM2 pins are not in sequential order.



Note: The *COM1 and *COM2 pins are not in sequential order.



Pad Assignment for COB



Chip size: 1673 x 1676 um²

Note: 1. The Option0 (Pad7) should be bonded to V_{DD} or floating.

- 2. The Option1 (Pad2) should be bonded to $V_{\mbox{\scriptsize SS}}$ or floating.
- 3. The IC substrate should be connected to $\ensuremath{V_{\text{SS}}}$ in the PCB layout artwork
- 4. The *COM1 and *COM2 pins are not in sequential order.

	Internal Voltage Adjustment (IVA) Set Command VLCD (PAD1) Segment43 (PAD56)			Note		
DE bit						
0	0	Input	Null	The VLCD input voltage can be smaller than or equal to VDD		
0	1	Output	Null	The VLCD pin is an output pin of which the voltage can be detected by the external MCU host.		
1	0	Null	Output	_		
1	1	Null	Output	_		

Rev. 1.20 4 May 10, 2011



Pad Coordinates for COB


unit: µm

No	Pad Name	Х	Y	No	Pad Name	Х	Υ
1	VLCD	-695.6	734.4	29	SEG16	610.15	-734.4
2	Option1	-732.9	421.349	30	SEG17	695.15	-734.4
3	VDD	-732.9	336.349	31	SEG18	732.45	-411.35
4	SDA	-732.9	251.349	32	SEG19	732.45	-326.35
5	SCL	-732.9	166.349	33	SEG20	732.45	-241.35
6	VSS	-732.9	81.349	34	SEG21	732.45	-156.35
7	Option0	-732.9	-3.801	35	SEG22	732.45	-71.35
8	COM0	-732.9	-102.1	36	SEG23	732.45	13.65
9	*COM2	-732.9	-187.1	37	SEG24	732.45	98.65
10	*COM1	-732.9	-272.1	38	SEG25	732.45	183.65
11	COM3	-732.9	-357.1	39	SEG26	732.45	268.65
12	SEG0	-732.9	-442.1	40	SEG27	732.45	353.65
13	SEG1	-732.9	-527.1	41	SEG28	732.45	527.1
14	SEG2	-732.9	-612.1	42	SEG29	732.45	612.1
15	SEG3	-732.9	-697.1	43	SEG30	732.45	697.1
16	SEG4	-409.85	-734.4	44	SEG31	409.4	734.4
17	SEG5	-324.85	-734.4	45	SEG32	324.4	734.4
18	SEG6	-239.85	-734.4	46	SEG33	239.4	734.4
19	SEG7	-154.85	-734.4	47	SEG34	154.4	734.4
20	SEG8	-69.85	-734.4	48	SEG35	69.4	734.4
21	SEG9	15.15	-734.4	49	SEG36	-15.6	734.4
22	SEG10	100.15	-734.4	50	SEG37	-100.6	734.4
23	SEG11	185.15	-734.4	51	SEG38	-185.6	734.4
24	N.C.	70.747	-239.021	52	SEG39	-270.6	734.4
25	SEG12	270.15	-734.4	53	SEG40	-355.6	734.4
26	SEG13	355.15	-734.4	54	SEG41	-440.6	734.4
27	SEG14	440.15	-734.4	55	SEG42	-525.6	734.4
28	SEG15	525.15	-734.4	56	SEG43	-610.6	734.4

Note: The *COM1 and *COM2 pins are not in sequential order.



Pad Assignment for COG



Note:

	ge Adjustment Command	VLCD (DAD44)	Segment43	Note		
DE bit	DE bit VE bit (PAD14) (PAD5)					
0	0	Input	Null	The VLCD input voltage can be smaller than or equal to VDD		
0	1	Output	Null	The VLCD pin is an output pin of which the voltage can be detected by the external MCU host.		
1	0	Null	Output	_		
1	1	Null	Output	_		

Pad Dimensions for COG

lto.us	N	.h.a.i	Si	ze	I I m i 4
Item	Num	iber.	Х	Y	Unit
Chip size	_	_	2666	948	μm
Chip thickness	_	_	50	08	μm
Dod nitoh	1~7, 2	27~73	6	0	μm
Pad pitch	9~	25	8	μm	
	Output pad	34~73	40	60	μm
	Output pad	2~5, 29~32	60	40	μm
Dump size	Input pad 10~14		67	67	μm
Bump size		1, 33	40	60	μm
	Dummy pad	6~7, 27~28	60	40	μm
		9, 15~25	67	67	μm
Bump height	All pad		18	±3	μm

Rev. 1.20 6 May 10, 2011



Alignment mark Dimensions for COG

Item	Number	Size	Unit
ALIGN_A	8	(-1237.5, 285) 10um 10um 20um 20um 40um	μm
ALIGN_B	26	(1237.5, -285) 10um 10um 20um 20um 20um 20um	μm



Pad Coordinates for COG

Unit: µm

No	Name	Х	Υ	No	Name	Х	Υ
1	DUMMY	-1230	379.5	39	SEG5	870	379.5
2	SEG40	-1238.5	86.25	40	SEG6	810	379.5
3	SEG41	-1238.5	26.25	41	SEG7	750	379.5
4	SEG42	-1238.5	-33.75	42	SEG8	690	379.5
5	SEG43	-1238.5	-93.75	43	SEG9	630	379.5
6	DUMMY	-1238.5	-153.75	44	SEG10	570	379.5
7	DUMMY	-1238.5	-213.75	45	SEG11	510	379.5
9	DUMMY	-1235	-370.4	46	SEG12	450	379.5
10	SDA	-933	-370.4	47	SEG13	390	379.5
11	SCL	-846	-370.4	48	SEG14	330	379.5
12	VDD	-575	-370.4	49	SEG15	270	379.5
13	VSS	-488	-370.4	50	SEG16	210	379.5
14	VLCD	-300	-370.4	51	SEG17	150	379.5
15	DUMMY	365	-370.4	52	SEG18	90	379.5
16	DUMMY	452	-370.4	53	SEG19	30	379.5
17	DUMMY	539	-370.4	54	SEG20	-30	379.5
18	DUMMY	626	-370.4	55	SEG21	-90	379.5
19	DUMMY	713	-370.4	56	SEG22	-150	379.5
20	DUMMY	800	-370.4	57	SEG23	-210	379.5
21	DUMMY	887	-370.4	58	SEG24	-270	379.5
22	DUMMY	974	-370.4	59	SEG25	-330	379.5
23	DUMMY	1061	-370.4	60	SEG26	-390	379.5
24	DUMMY	1148	-370.4	61	SEG27	-450	379.5
25	DUMMY	1235	-370.4	62	SEG28	-510	379.5
27	DUMMY	1238.5	-213.75	63	SEG29	-570	379.5
28	DUMMY	1238.5	-153.75	64	SEG30	-630	379.5
29	COM0	1238.5	-93.75	65	SEG31	-690	379.5
30	COM1	1238.5	-33.75	66	SEG32	-750	379.5
31	COM2	1238.5	26.25	67	SEG33	-810	379.5
32	COM3	1238.5	86.25	68	SEG34	-870	379.5
33	DUMMY	1230	379.5	69	SEG35	-930	379.5
34	SEG0	1170	379.5	70	SEG36	-990	379.5
35	SEG1	1110	379.5	71	SEG37	-1050	379.5
36	SEG2	1050	379.5	72	SEG38	-1110	379.5
37	SEG3	990	379.5	73	SEG39	-1170	379.5
38	SEG4	930	379.5				

Alignment mark Coordinates for COG

No	Name	X	Y	No	Name	X	Y
8	ALIGN_A	-1237.5	-285	26	ALIGN_B	1237.5	-285


Rev. 1.20 8 May 10, 2011




Pin Description

Pin Name	Туре	Description
SDA	I/O	Serial Data Input/Output for I ² C interface
SCL	I	Serial Clock Input for I ² C
VDD	_	Positive power supply.
VSS	_	Negative power supply , ground.
VLCD	_	 One external resistor is connected between the VLCD pin and the VDD pin to determine the bias voltage for package with a VLCD pin. Internal voltage adjustment function is disabled. Internal voltage adjustment function can be used to adjust the VLCD voltage. If the VLCD pin is used as voltage detection pin, an external power supply should not be applied to the VLCD pin. An external MCU can detect the voltage of the VLCD pin and program the internal voltage adjustment for packages with a VLCD pin.
COM0~COM3	0	LCD Common outputs.
SEG0~SEG43	0	LCD Segment outputs.

Approximate Internal Connections





Absolute Maximum Ratings

Supply Voltage	\dots V _{ss} -0.3V to V _{ss} +6.5V
Input Voltage	V_{SS} -0.3V to V_{DD} +0.3V
Storage Temperature	55°C to 150°C
Operating Temperature	40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

 V_{SS} = 0 V; V_{DD} = 2.4 to 5.5 V; T_a =-40 to +85 °C

Current al	Danamatan		Test Conditions	B#I:es	Torre	Mary	Unit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Oilit
V _{DD}	Operating Voltage	_	_	2.4	_	5.5	V
V _{LCD}	Operating Voltage	_	_	_	_	V _{DD}	V
I _{DD}	Operating Current	3V	No load, V _{LCD} =V _{DD} , 1/3bias f _{LCD} =80Hz, LCD display on,	_	18	27	μΑ
IDD	Operating Current	5V	Internal system oscillator on,. DA0~DA3 are set to "0000"	_	25	40	μΑ
I _{DD1}	Operating Current	3V	No load, $V_{LCD}=V_{DD}$, 1/3bias $f_{LCD}=80$ Hz, LCD display off,	_	2	5	μΑ
IDD1	Operating Current	5V	Internal system oscillator on, DA0~DA3 are set to "0000"	_	4	10	μΑ
I _{STB}	Standby Current	3V	No load, V _{LCD} =V _{DD} , LCD display	_	_	1	μΑ
ISTB	Standby Current	5V	off, Internal system oscillator off,	_	_	2	μΑ
V _{IH}	Input Low Voltage	_	SDA, SCL	$0.7V_{\tiny DD}$	_	V _{DD}	٧
VIL	Input Low Voltage for SDA and SCL pins	_	_	0	_	0.3V _{DD}	V
I _{IL}	Input leakage current	_	$V_{IN} = V_{SS}$ or V_{DD}	-1	_	1	μΑ
	1 1 1 1	3V	V 0 4V == 0DA =i=	3	_	_	mA
l _{OL}	Low level output current	5V	V _{o∟} =0.4V on SDA pin	6	_	_	mA
	LCD Common Sink	3V	V _{LCD} =3V, V _{OL} =0.3V	250	400	_	μΑ
I _{OL1}	Current	5V	V _{LCD} =5V, V _{OL} =0.5V	500	800	_	μΑ
	LCD Common Source	3V	V _{LCD} =3V, V _{OH} =2.7V	-140	-230	_	μΑ
I _{OH1}	Current	5V	V _{LCD} =5V, V _{OH} =4.5V	-300	-500	_	μΑ
I _{OL2}	LCD Segment Sink	3V	V _{LCD} =3V, V _{OL} =0.3V	250	400	_	μΑ
IOL2	Current	5V	V _{LCD} =5V, V _{OL} =0.5V	500	800	_	μΑ
I _{OH2}	LCD Segment Source	3V	V _{LCD} =3V, V _{OH} =2.7V	-140	-230	_	μΑ
I OH2	Current	5V	V _{LCD} =5V, V _{OH} =4.5V	-300	-500	_	μΑ

A.C. Characteristics

 $V_{SS} = 0 \text{ V}; V_{DD} = 2.4 \text{ to } 5.5 \text{ V}; T_{a} = -40 \text{ to } +85 ^{\circ}\text{C}$

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Syllibol	rarameter	V _{DD}	Conditions	IVIIII.	Тур.	IVIAX.	Unit
f _{LCD1}	LCD Frame Frequency	4V	1/4 duty, T _a =25 °C	72	80	88	Hz
f _{LCD2}	LCD Frame Frequency	4V	1/4 duty, T _a = −40 to +85 °C	52	80	124	Hz
f _{LCD3}	LCD Frame Frequency	4V	1/4 duty, T _a =25 °C	144	160	176	Hz
f _{LCD4}	LCD Frame Frequency	4V	$1/4$ duty, $T_a = -40$ to $+85$ °C	104	160	248	Hz
$t_{\sf OFF}$	$V_{\tiny DD}$ OFF Times	_	V _{DD} drop down to 0V	20	_	_	ms
t _{sr}	V _{DD} Slew Rate	_	_	0.05	_	_	V/ms

Note: • If the Power on Reset timing conditions are not satisfied during the power ON/OFF sequence, the internal Power on Reset circuit will not operate normally.

• If V_{DD} drops below the minimum voltage of operating voltage spec. during operating, the Power on Reset timing conditions must also be satisfied. That is, V_{DD} must drop to 0V and remain at 0V for 20ms (min.) before rising to its normal operating voltage.

Rev. 1.20 10 May 10, 2011




A.C. Characteristics - I²C Interface

Symbol Parameter		Conditions	V _{DD} =2.4\	√ to 5.5V	V _{DD} =3.0\	/ to 5.5V	Unit
Symbol	Parameter	Conditions	Min.	Max.	Min.	Max.	Unit
f _{SCL}	Clock frequency	_	_	100	_	400	kHZ
t _{BUF}	bus free time	Time in which the bus must be free before a new transmission can start	4.7	_	1.3	_	μs
t _{hD;STA}	Start condition hold time	After this period, the first clock pulse is generated	4	_	0.6	_	μs
t _{LOW}	SCL Low time	_	4.7	_	1.3	_	μs
t _{HIGH}	SCL High time	_	4	_	0.6	_	μs
t _{su;sta}	Start condition setup time	Only relevant for repeated START condition.	4.7	_	0.6	_	μs
t _{HD;DAT}	Data hold time	_	0	_	0	_	ns
t _{SU;DAT}	Data setup time	_	250	_	100	_	ns
t _R	SDA and SCL rise time	Note*	_	1	_	0.3	μs
t _F	SDA and SCL fall time	Note*	_	0.3	_	0.3	μs
t _{su;sto}	Stop condition set-up time	_	4	_	0.6	_	μs
t _{AA}	Output Valid from Clock	_	_	3.5	_	0.9	μs
t _{sp}	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time	_	100	_	50	ns

Note: These parameters are periodically sampled but not 100% tested.


Timing Diagrams

• I²C timing



Note: The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the valid start condition of a sequential command.

Power On Reset timing





Functional Description

Power-ON Reset

When power is applied, the device is initialised by an internal power-on reset circuit. The status of the internal circuits after initialisation is as follows:

- All common outputs are set to V_{DD}
- All segment outputs are set to VDD
- The drive mode 1/4 duty output and 1/3 bias is selected
- The System Oscillator and the LCD bias generator is off state
- LCD Display is off state
- Internal voltage adjustment function is enabled
- $\bullet \quad \text{Detection switch for $V_{\text{\tiny LCD}}$ pin is disabled}$
- Frame Frequency is set to 80Hz
- · Blinking function is switched off

Data transfers on the I²C-bus should be avoided for 1 ms following power-on to allow completion of the reset action.

Display Memory - RAM Structure

The display RAM is a static 44 x 4-bit RAM which stores LCD data. Logic "1" in the RAM bit-map indicates the "on" state of the corresponding LCD segment; similarly logic 0 indicates the "off" state.

The contents of the RAM data are directly mapped to the LCD data. The first RAM column corresponds to the 44 segments operated with respect to COM0. In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with COM1, COM2 and COM3 respectively. The following is a mapping from the RAM data to the LCD pattern:

J		0								
Output	COM3	COM2	COM1	COM0	Output	COM3	COM2	COM1	COM0	address
SEG1					SEG0					0
SEG3					SEG2					1
SEG5					SEG4					2
SEG7					SEG6					3
SEG9					SEG8					4
SEG11					SEG10					5
:	:	:	:	:	Ξ	:	:	:	:	:
				i :	Ξ					1
SEG43					SEG42					21
	D7	D6	D5	D4		D3	D2	D1	D0	Data

Display data transfer format for the I²C bus

MSI	3						LSB
D7	D6	D5	D4	D3	D2	D1	D0

System Oscillator

The timing for the internal logic and the LCD drive signals are generated by an internal oscillator. The System Clock frequency (f_{SYS}) determines the LCD frame frequency. During initial system power on the System Oscillator will be in the stop state.

Rev. 1.20 12 May 10, 2011




LCD Bias Generator

The full-scale LCD voltage (V_{op}) is obtained from $V_{\text{LCD}} - V_{\text{SS}}$. The LCD voltage may be temperature compensated externally through the Voltage supply to the VLCD pin.

Fractional LCD biasing voltages are obtained from an internal voltage divider of three series resistors connected between V_{LCD} and V_{SS} . The centre resistor can be switched out of the circuits to provide a 1/2 bias voltage level for the 1/4 duty configuration.


LCD Drive Mode Waveforms

• When two columns are provided in the LCD, the 1/4duty drive mode applies. The HT16C22/HT16C22G can use 1/2 or 1/3 bias types in output waveforms as shown as follows:



Waveforms for 1/4 duty drive mode with 1/2 bias (V $_{\mbox{\tiny OP}} = V_{\mbox{\tiny LCD}} - V_{\mbox{\tiny SS}})$





Waveforms for 1/4 duty drive mode with 1/3 bias ($V_{\text{OP}}=V_{\text{LCD}}-V_{\text{SS}}$)



Segment Driver Outputs

The LCD drive section includes 44 segment outputs SEG0 to SEG43 which should be connected directly to the LCD panel. The segment output signals are generated in accordance with the multiplexed column signals and with the data resident in the display latch. When less than 44 segment outputs are required the unused segment outputs should be left open-circuit.

Column Driver Outputs

The LCD drive section includes four column outputs COM0 to COM3 which should be connected directly to the LCD panel. The column output signals are generated in accordance with the selected LCD drive mode. When less than 4 column outputs are required the unused column outputs should be left open-circuit.

Address Pointer

The addressing mechanism for the display RAM is implemented using the address pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialisation of the address pointer by the Address pointer command.

Blinker Function

The device contains versatile blinking capabilities. The whole display can be blinked at frequency selected by the Blink command. The blinking frequency is a subdivided ratio of the system frequency. The ratio between the system oscillator and blinking frequency depends on the blinking mode in which the device is operating in, as shown in the table:


Blinking Mode	Operating mode ratio	Blinking frequency (HZ)
0	0	Blink off
1	fsys / 16384HZ	2
2	fsys / 32768HZ	1
3	fsys / 65536HZ	0.5

Frame Frequency

The HT16C22/HT16C22G provides two frame frequencies selected with the Mode set command; 80Hz and 160Hz.

V_{LCD} Voltage Adjustment

- The internal V_{LCD} adjustment contains four resistors in series and a 4- bit programmable analog switch which
 can provide sixteen voltage adjustment options using the VLCD voltage adjustment command.
- The V_{LCD} adjustment structure is show in the diagram:





• The relationship between the programmable 4-bit analog switch and the V_{LCD} output voltage is shown in the table:


DA3~DA0 Bias	1/2	1/3	Note
00H	1.000*V _{DD}	1.000*V _{DD}	Default value
01H	0.9375*V _{DD}	0.957*V _{DD}	_
02H	0.882*V _{DD}	0.918*V _{DD}	_
03H	0.833*V _{DD}	0.882*V _{DD}	_
04H	0.789*V _{DD}	0.849*V _{DD}	_
05H	0.750*V _{DD}	0.818*V _{DD}	_
06H	0.714*V _{DD}	0.789*V _{DD}	_
07H	0.682*V _{DD}	0.763*V _{DD}	_
08H	0.652*V _{DD}	0.738*V _{DD}	_
09H	0.625*V _{DD}	0.714*V _{DD}	_
0AH	0.600*V _{DD}	0.692*V _{DD}	_
0BH	0.577*V _{DD}	0.672*V _{DD}	_
0CH	0.556*V _{DD}	0.652*V _{DD}	_
0DH	0.536*V _{DD}	0.634*V _{DD}	_
0EH	0.517*V _{DD}	0.616*V _{DD}	_
0FH	0.500*V _{DD}	0.600*V _{DD}	_

I²C Serial Interface

The device includes an I^2C serial interface. The I^2C bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line, SDA, and a serial clock line, SCL. Both lines are connected to the positive supply via pull-up resistors with a typical value of $4.7K\Omega$. When the bus is free, both lines are high. Devices connected to the bus must have open-drain or open-collector outputs to implement a wired-or function. Data transfer is initiated only when the bus is not busy.


Data validity

The data on the SDA line must be stable during the high period of the serial clock. The high or low state of the data line can only change when the clock signal on the SCL line is Low as shown in the diagram.



START and STOP conditions

- A high to low transition on the SDA line while SCL is high defines a START condition
- A low to high transition on the SDA line while SCL is high defines a STOP condition
- START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.
- The bus stays busy if a repeated START (Sr) is generated instead of a STOP condition. In some respects, the START(S) and repeated START (Sr) conditions are functionally identical.




Rev. 1.20 16 May 10, 2011




Byte format

Every byte placed on the SDA line must be 8-bits in length. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit, MSB, first.




Acknowledge

- Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a low level placed on the bus by the receiver. The master generates an extra acknowledge related clock pulse.
- A slave receiver which is addressed must generate an acknowledge bit, ACK, after the reception of each byte.
- The device that acknowledges must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse
- A master receiver must signal an end of data to the slave by generating a not-acknowledge, NACK, bit on the
 last byte that has been clocked out of the slave. In this case, the master receiver must leave the data line high
 during the 9th pulse to not acknowledge. The master will generate a STOP or repeated START condition.



Slave Addressing

- The slave address byte is the first byte received following the START condition form the master device. The first seven bits of the first byte make up the slave address. The eighth bit defines a read or write operation to be performed. When the R/W bit is "1", a read operation is selected. A "0" selects a write operation.
- The HT16C22/HT16C22G address bits are "0111111". When an address byte is sent, the device compares the first seven bits after the START condition. If they match, the device outputs an acknowledge on the SDA line.






Byte Write Operation

Byte Write Operation


A byte write operation requires a START condition, a slave address with an R/\overline{W} bit, a valid Register Address, Data and a STOP condition. After each of the three bytes, the device responds with an ACK.



Note: If the byte following the slave address is a command code, the byte following the command code will be ignored.

Page write operation

After a START condition the slave address with the $R\overline{W}$ bit is placed on the bus followed with the Register Address of which the contents are written to the internal address pointer. The data to be written to the memory will be transmitted next and then the internal address pointer will be incremented by 1 to indicate the next memory address location after the reception of an acknowledge clock. After the internal address point reaches the maximum memory address, which is 15H, the address pointer will be reset to 00H.




Read Operation

- In this mode, the master reads the HT16C22/HT16C22G data after setting the slave address. Following the R/W bit (='0") is an acknowledge bit and the Register Address (An) which is written to the internal address pointer. After the start address of the Read Operation has been configured, another START condition and the slave address are transferred on the bus followed by the R/W bit (='1"). Then the MSB of the data which was addressed is transmitted first on the I2C bus. The address pointer is only incremented by 1 after the reception of an acknowledge clock. That means that if the device is configured to transmit the data at the address of An+1, the master will read and acknowledge the transferred new data byte and the internal address pointer is incremented to An+2. After the internal address pointer reaches the maximum memory address which is 15h, the pointer will be reset to 00h.
- This cycle of reading consecutive addresses will continue until the master sends a STOP condition.

Rev. 1.20 18 May 10, 2011





Rev. 1.20 19 May 10, 2011



Command Summary

• LCD driver Mode set:

These commands set the frame frequency output and internal system oscillator on/off and display on/off and driver mode set.

	MSB							LSB		
Function	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Note	Def
Mode set	1	0	0	F	s	Е	0	MO		80H

Note:

1. When "M0" is set to "0":

The driver mode is set to 1/3bias.

2. When "M0" is set to "1":

The driver mode is set to 1/2bias.

3. When "S" and "E" bits are set to {0, X}:

Display off and disable Internal System oscillator.

4. When "S" and "E" bits are set to {1, 0}:

Display off and enable Internal System oscillator.

5. When "S" and "E" bits are set to {1, 1}:

Display on and enable Internal System oscillator.

6. When "F" bits is set to "0":

Frame Frequency=80Hz

7. When "F" bits is set to "1":

Frame Frequency=160Hz

8. Power on status:

The drive mode 1/3 bias is selected

Display off and disable Internal System oscillator

Frame frequency is set to 80Hz

9. If programmed command data is not defined, the function will not be affected.

• Display Data Input Setting:

This command sends data from MCU to memory MAP of HT16C22/HT16C22G.

	MSB							LSB		
Function	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Note	Def
Address pointer	0	0	0	A4	А3	A2	A1	A0	Display data start address of memory map	00H

Note

- 1. Power on status: the address is set to 00H.
- 2. After reaching the memory location 15h, the pointer will reset to 00h.
- 3. If programmed command data is not defined, the function will not be affected.



• Blinking setting command:

These commands set the blinking frequency of display modes.

	MSB							LSB		
Function	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Note	Def
Blinking Frequency	1	1	0	0	0	0	BK1	BK0		СОН
Note:	" hits a	re set ti	າໄປ ປໄ							

1. When "BK1" and "BK0" bits are set to $\{0, 0\}$:

Blinking off

2. When "BK1" and "BK0" bits are set to {0, 1}:

Blinking Frequency= 2Hz
3. When "BK1" and "BK0" bits are set to {1, 0}:

Blinking Frequency= 1Hz
4. When "BK1" and "BK0" bits are set to {1, 1}:

Blinking Frequency= 0.5Hz

5. Power on status: Blinking is switched off.

6. If programmed command data is not defined, the function will not be affected.



• Internal Voltage Adjustment (IVA) Setting command:

The internal voltage (V_{LCD}) adjustment can provide sixteen kinds of regulator voltage adjustment options by setting LCD operating voltage adjustment command code.

	MSB							LSB		
Function	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Note	Def
Internal Voltage Adjust control	0	1	DE	VE	DA3	DA2	DA1	DA0	The Segment/ VLCD shared pin can be programmed via the "DE" bit The "VE" bit is used to enable or disable the internal voltage adjustment for bias voltage. DA3~DA0 can be used to adjust the V _{LCD} output voltage.	70Н

Note:

1. When "DE" and "VE" bits are set to {0, 0}:

The Segment/ VLCD shared pin is set as VLCD pin.

Disable internal voltage adjustment.

One external resister must be connected between VLCD pin and VDD pin to determine the bias voltage, and internal voltage follower (OP3) must be enabled by setting DA3~DA0 as the value other than "0000".

If VLCD pin is connected to VDD pin, the internal voltage follower (OP3) must be disabled by setting DA3~DA0 as "0000".

2. When "DE" and "VE" bits are set to {0,1}:

The Segment/ VLCD shared pin is set as VLCD pin.

Enable internal voltage adjustment.

The external MCU can detect the voltage of VLCD pin.

3. When "DE" and "VE" bits are set to {1,0}:

The Segment/ VLCD shared pin is set as Segment pin.

Disable internal voltage adjustment.

The bias voltage is supplied by internal VDD power.

The internal voltage-follower (OP3) is disabled automatically when DE & VE is set as "10". DA3~DA0 don't care.

4. When "DE" and "VE" bits are set to {1,1}:

The Segment/ VLCD shared pin is set as Segment pin.

Enable internal voltage adjustment.


- 5. When DA0~DA3 bits are set to "0000", internal voltage-follower (OP3) is disabled. When DA0~DA3 bits are set to other values, internal voltage follower (OP3) is enabled.
- 6. Power output status: Enable internal voltage adjustment and Segment/VLCD pin is set as the Segment pin.
- 7. If programmed command data is not defined, the function will not be affected.



HT16C22/HT16C22G Operation Flow Chart


Access procedures are illustrated below by means of flowcharts.

• Initialization






Display data read/write(address setting)






• Segment / VLCD share pin setting and internal voltage adjustment setting.






Application Circuit

- Set as Segment pin
 - 1. Disable internal voltage adjustment
 - 2. The bias voltage is supplied by internal VDD power.




- 3. Enable internal voltage
- 4. The internal voltage adjustment for bias voltage






- Set as VLCD pin
 - 1. Disable internal voltage adjustment
 - 2. One external resister must be connected between VLCD pin and VDD pin to determine the bias voltage




- 3. Enable internal voltage adjustment
- 4. The external MCU can detect the voltage of VLCD pin.





Package Information 48-pin LQFP (7mmx7mm) Outline Dimensions




Symbol		Dimensions in inch								
Symbol	Min.	Nom.	Max.							
Α	0.350	_	0.358							
В	0.272	_	0.280							
С	0.350	_	0.358							
D	0.272	_	0.280							
E	_	0.020	_							
F	_	0.008	_							
G	0.053	_	0.057							
Н	_	_	0.063							
I	_	0.004	_							
J	0.018	_	0.030							
K	0.004	_	0.008							
α	0°	_	7°							

Cumbal	Dimensions in mm								
Symbol	Min.	Nom.	Max.						
А	8.90	_	9.10						
В	6.90	_	7.10						
С	8.90	_	9.10						
D	6.90	_	7.10						
E	_	0.50	_						
F	_	0.20	_						
G	1.35	_	1.45						
Н	_	_	1.60						
1	_	0.10	_						
J	0.45	_	0.75						
К	0.10	_	0.20						
α	0°	_	7°						

Rev. 1.20 28 May 10, 2011



52-pin QFP (14mmx14mm) Outline Dimensions



Course had	Dimensions in inch								
Symbol	Min.	Nom.	Max.						
А	0.681	_	0.689						
В	0.547	_	0.555						
С	0.681	_	0.689						
D	0.547	_	0.555						
E	_	0.039	_						
F	_	0.016	_						
G	0.098	_	0.122						
Н	_	_	0.134						
I	_	0.004	_						
J	0.029	_	0.041						
K	0.004	_	0.008						
α	0°	_	7°						

O. mah al	Dimensions in mm								
Symbol	Min.	Nom.	Max.						
А	17.30	_	17.50						
В	13.90	_	14.10						
С	17.30	_	17.50						
D	13.90	_	14.10						
E	_	1.00	_						
F	_	0.40	_						
G	2.50	_	3.10						
Н	_	_	3.40						
1	_	0.10	_						
J	0.73	_	1.03						
K	0.10	_	0.20						
α	0°	_	7°						



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057

Tel: 86-755-8616-9908, 86-755-8616-9308

Fax: 86-755-8616-9722

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538, USA

Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright[©] 2011 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.