

TPS6120x 具有 1.3A 开关的低输入电压同步升压转换器


1 特性

- 下列条件下效率高于 90%:
 - 3.3V
300mA 输出电流, 3.3V ($V_{IN} \geq 2.4V$) 时
 - 5V 时的输出电流为 600mA ($V_{IN} \geq 3V$)
- 在升压模式和降压转换模式之间自动转换
- 器件的静态电流小于 50 μ A
- 在输入电压为 0.5V 时启动进入满负荷
- 工作输入电压范围从 0.3V 至 5.5V
- 可编程欠压闭锁阈值
- 所有工作条件下的输出短路保护
- 1.8V 至 5.5V 固定和可调输出电压选项
- 节能模式, 用于改进低输出功率时的效率
- 可强制固定运行频率
- 关机期间负载断开
- 过温保护
- 小型 3 mm x 3 mm VSON-10 封装

2 应用范围

- 所有单节、两节和三节碱性、镍镉或镍氢电池或单节锂电池供电类产品
- 燃料电池和太阳能电池供电类产品
- 便携式音频播放器
- 掌上电脑 (PDA)
- 手机
- 个人医疗产品
- 白光 LED 驱动器

4 典型应用



3 说明

TPS6120x 器件可以为由单节、2 节或 3 节碱性、镍镉或镍氢电池或单节锂离子或锂聚合物电池供电的产品提供电源解决方案。它也被用在燃料电池或太阳能电池供电的器件中, 在此类应用中处理低输入电压的能力十分重要。可能的输出电流取决于输入与输出电压比。在使用一个单节锂离子或锂聚合物电池并且将其放电至 2.6V 时, 此器件在 5V 输出时提供高达 600mA 的输出电流。此升压控制器基于一个固定频率、脉宽调制 (PWM) 控制器, 此控制器使用同步整流来获得最大效率。在低负载电流情况下, 此转换器进入省电模式以在宽负载电流范围内保持高效率。省电模式可被禁用, 从而强制转换器运行在固定的开关频率下。平均输入电流被限制在 1500mA 的最大值上。通过一个外部电阻器分压器可对输出电压进行编程, 或者在芯片上对输出电压进行内部固定。转换器可被禁用以大大减少电池消耗。在关断期间, 负载从电池上完全断开。此器件采用 10 引脚 3 mm x 3 mm VSON 封装。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS6120x	VSON (10)	3.00mm x 3.00mm

(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。



目录

1	特性	1	10.2	Functional Block Diagram	11
2	应用范围	1	10.3	Feature Description	12
3	说明	1	10.4	Device Functional Modes	13
4	典型应用	1	11	Application and Implementation	14
5	修订历史记录	2	11.1	Application Information	14
6	Device Options	4	11.2	Typical Application	14
7	Pin Configuration and Functions	4	11.3	System Examples	19
8	Specifications	5	12	Power Supply Recommendations	20
	8.1 Absolute Maximum Ratings	5	13	Layout	21
	8.2 ESD Ratings	5	13.1	Layout Guidelines	21
	8.3 Recommended Operating Conditions	5	13.2	Layout Example	21
	8.4 Thermal Information	5	13.3	Thermal Considerations	21
	8.5 Electrical Characteristics	6	14	器件和文档支持	22
	8.6 Typical Characteristics	7	14.1	相关链接	22
9	Parameter Measurement Information	10	14.2	商标	22
10	Detailed Description	11	14.3	静电放电警告	22
	10.1 Overview	11	14.4	术语表	22
			15	机械、封装和可订购信息	22

5 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision D (March 2013) to Revision E	Page
• 已添加 ESD 额定值表，特性 描述部分，器件功能模式，应用和实施部分，电源相关建议部分，布局部分，器件和文档支持部分以及机械、封装和可订购信息部分	1

Changes from Revision C (September 2012) to Revision D	Page
• Changed the PS pin description From: Enable/disable Power Save mode (High = enabled, Low = disabled) To: Enable/disable Power Save mode (High = disabled, Low = enabled)	4

Changes from Revision B (FEBRUARY 2008) to Revision C	Page
• 已将特性从“小型 3mm x 3mm QFN-10 封装”改为“小型 3mm x 3mm SON-10 封装”	1
• 将应用从：白光 LED 改为：白光 LED 驱动器	1
• Changed the Available Device Options Package type From: 10-PIN QFN To: 10-Pin SON	4
• Changed V_{SS} to V_{IN} in the Recommended Operating Conditions table	5
• Changed From: DISSIPATION RATINGS TABLE To: Thermal Information table	5
• Changed the Parameters and Test Conditions in the Electrical Characteristics table	6
• Updated 图 1 through 图 11	7
• Added C3 to the List of Components	14
• Added text to the Input Capacitor section "An R-C filter may be placed..."	16
• Added 图 26, 图 27, and 图 28	19
• Added 图 29	21

Changes from Revision A (JUNE 2007) to Revision B	Page
• Added DSC package and tape and reel note to the Available Device Options.	4

Changes from Original (MARCH 2007) to Revision A**Page**

• 已更改 特性 要点从“600mA 输出电流, 3.3V (VIN ≥ 1.2V) 时”改为“300mA 输出电流, 3.3V (VIN ≥ 2.4V) 时”	1
• 已更改 图 6 label From: Power Save Disabled To: Power Save Enabled	7
• 已更改 图 7 label From: Power Save Enabled To: Power Save Disabled	8


6 Device Options

T_A	OUTPUT VOLTAGE ⁽¹⁾	PART NUMBER ⁽²⁾
–40°C to 85°C	Adjustable	TPS61200DRC
	3.3 V	TPS61201DRC
	5 V	TPS61202DRC
	5 V	TPS61202DSC

- (1) Contact the factory to check availability of other fixed output voltage versions.
- (2) The DRC and the DSC package are available taped and reeled. Add R suffix to device type (e.g., TPS61200DRCR or TPS61202DSCR) to order quantities of 3000 devices per reel. It is also available in minireels. Add a T suffix to the device type (i.e. TPS61200DRCT or TPS61202DSCT) to order quantities of 250 devices per reel.

7 Pin Configuration and Functions

**DSC and DRC Package
10 Pins
Top View**



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	6	I	Enable input (High = enabled, Low = disabled). Do not leave floating.
Exposed thermal pad	—	—	Must be soldered to achieve appropriate power dissipation and mechanical reliability. Should be connected to PGND.
FB	10	I	Voltage feedback of adjustable versions, must be connected to V_{OUT} at fixed output voltage versions
GND	9	—	Control / logic ground
PGND	4	—	Power ground
PS	8	I	Enable/disable Power Save mode (High = disabled, Low = enabled). Do not leave floating.
L	3	I	Connection for Inductor
UVLO	7	I	Undervoltage lockout comparator input. Must be connected to VAUX if not used
VAUX	1	I/O	Supply voltage for control stage
VIN	5	I	Boost converter input voltage
VOUT	2	O	Boost converter output

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{IN}	Input voltage range on VIN, L, VAUX, VOUT, PS, EN, FB, UVLO	-0.3	7	V
T_J	Operating junction temperature	-40	150	°C
T_{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500
		Machine Model (MM) ⁽³⁾	±200

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.
(3) ESD testing is performed according to the respective JESD22 JEDEC standard.

8.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage at VIN	0.3		5.5	V
T_A	Operating free air temperature range	-40		85	°C
T_J	Operating junction temperature range	-40		125	°C

8.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TPS6120x		UNIT	
	DRC	DSC		
	10 PINS	10 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	41.2	40.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	62.8	37.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	16.6	15.4	
Ψ_{JT}	Junction-to-top characterization parameter	1.2	0.3	
Ψ_{JB}	Junction-to-board characterization parameter	16.8	15.6	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4.1	2.8	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

8.5 Electrical Characteristics





over recommended junction temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DC-DC STAGE							
V_{IN}	Input voltage range		0.3		5.5	V	
V_{IN}	Minimum input voltage at startup				0.5	V	
V_{OUT}	TPS61200 output voltage range		1.8		5.5	V	
V_{FB}	TPS61200 feedback voltage		495	500	505	mV	
V_{OUT}	TPS61201 output voltage	$V_{IN} < V_{OUT}$, PS = High	3.27	3.3	3.33	V	
V_{OUT}	TPS61202 output voltage	$V_{IN} < V_{OUT}$, PS = High	4.95	5.0	5.05	V	
f	Oscillator frequency		1250		1650	kHz	
I_{LIM}	average inductor current limit	$V_{OUT} = 3.3$ V	1200	1350	1500	mA	
$R_{DS(on)}$	Rectifying switch on resistance	$V_{OUT} = 3.3$ V		180		mΩ	
$R_{DS(on)}$	Main switch on resistance	$V_{OUT} = 3.3$ V		150		mΩ	
	Line regulation	$V_{IN} < V_{OUT}$, PS = High		0.1%	0.5%		
	Load regulation	$V_{IN} < V_{OUT}$, PS = High		0.1%	0.5%		
I_Q	Quiescent current	V_{IN}	$I_O = 0$ mA, $V_{EN} = V_{IN} = 1.2$ V, $V_{OUT} = 3.3$ V, $V_{AUX} = 3.3$ V PS = Low		1	2	μA
		V_{OUT}			50	70	μA
		V_{AUX}			4	6	μA
I_{SD}	Shutdown current	V_{IN}	$V_{EN} = 0$ V, $V_{IN} = 1.2$ V		0.5	1.5	μA
		V_{AUX}			1	2	μA
I_{LKG}	Input leakage current (L)	$V_{EN} = 0$ V, $V_{IN} = 1.2$ V, $V_L = 1.2$ V		0.01	1	μA	
CONTROL STAGE							
V_{AUX}	Auxiliary Output Voltage		2.4		5.5	V	
V_{IL}	Low level input threshold voltage (EN)	$V_{IN} < 0.8$ V			$0.1 \times V_{IN}$	V	
V_{IH}	High level input threshold voltage (EN)	$V_{IN} < 0.8$ V	$0.9 \times V_{IN}$			V	
V_{IL}	Low level input threshold voltage (EN)	0.8 V $\leq V_{IN} \leq 1.5$ V			$0.2 \times V_{IN}$	V	
V_{IH}	High level input threshold voltage (EN)	0.8 V $\leq V_{IN} \leq 1.5$ V	$0.8 \times V_{IN}$			V	
V_{IL}	Low level input threshold voltage (EN)	$V_{IN} > 1.5$ V			0.4	V	
V_{IH}	High level input threshold voltage (EN)	$V_{IN} > 1.5$ V	1.2			V	
V_{IL}	Low level input threshold voltage (PS)				0.4	V	
V_{IH}	High level input threshold voltage (PS)		1.2			V	
I_{LKG}	Input leakage current (EN, PS)	EN, PS = GND or V_{IN}		0.01	0.1	μA	
V_{UVLO}	Undervoltage lockout threshold	Falling UVLO voltage	235	250	265	mV	
V_{UVLO}	Undervoltage lockout threshold	Rising UVLO voltage	330	350	370	mV	
I_{LKG}	Input leakage current (UVLO)	$V_{UVLO} = 0.5$ V			0.3	μA	
V_{OVP}	Overvoltage protection threshold		5.5		7	V	
	Thermal shutdown temperature	Rising temperature		140		°C	
	Thermal shutdown temperature hysteresis			20		°C	

8.6 Typical Characteristics

表 1. Table of Graphs

		FIGURE
Maximum output current	vs Input voltage	图 1
Efficiency	vs Output current (TPS61200), Power Save Enabled	图 2
	vs Output current (TPS61200), Power Save Disabled	图 3
	vs Output current (TPS61201), Power Save Enabled	图 4
	vs Output current (TPS61201), Power Save Disabled	图 5
	vs Output current (TPS61202), Power Save Enabled	图 6
	vs Output current (TPS61202), Power Save Disabled	图 7
	vs Input voltage (TPS61201), Power Save Enabled	图 8
	vs Input voltage (TPS61201), Power Save Disabled	图 9
	vs Input voltage (TPS61202), Power Save Enabled	图 10
	vs Input voltage (TPS61202), Power Save Disabled	图 11
Output voltage	vs Output current (TPS61201)	图 12
	vs Output current (TPS61202)	图 13



TPS61200, TPS61201, TPS61202

ZHCS002E – MARCH 2007 – REVISED DECEMBER 2014

www.ti.com.cn




图 5. Efficiency vs Output Current




图 6. Efficiency vs Output Current




图 7. Efficiency vs Output Current




图 8. Efficiency vs Input Voltage




图 9. Efficiency vs Input Voltage




图 10. Efficiency vs Input Voltage




图 11. Efficiency vs Input Voltage




图 12. Output Voltage vs Output Current




图 13. Output Voltage vs Output Current

9 Parameter Measurement Information





图 14. Parameter Measurement Schematic

10 Detailed Description

10.1 Overview

The TPS6120x is a low input voltage synchronous boost converter family. The devices support 0.3-V to 5.5-V input voltage range, so can provide power supply solutions for products powered by either a single-cell, two-cell, or three-cell alkaline, NiCd or NiMH, or one-cell Li-Ion or Li-polymer battery. It is also used in fuel cell or solar cell powered devices where the capability of handling low input voltages is essential. The devices provide output currents of up to 600 mA at a 5-V output, while using a single-cell Li-Ion or Li-Polymer battery and discharges it down to 2.6 V. The boost converter is based on a fixed frequency, pulse-width-modulation (PWM) controller using synchronous rectification to obtain maximum efficiency. At low load currents, the converter enters the Power Save mode to maintain a high efficiency over a wide load current range. The Power Save mode can be disabled, forcing the converter to operate at a fixed switching frequency. The average input current is limited to a maximum value of 1500 mA. The output voltage is programmed by an external resistor divider, or is fixed internally on the chip. The converter can be disabled to minimize battery drain. During shutdown, the load is completely disconnected from the battery.

10.2 Functional Block Diagram



10.3 Feature Description

10.3.1 Controller Circuit

The controlling circuit of the device is based on an average current mode topology. The average inductor current is regulated by a fast current regulator loop which is controlled by a voltage control loop. The controller also uses input and output voltage feedforward. Changes of input and output voltage are monitored and immediately change the duty cycle in the modulator to achieve a fast response to those errors. The voltage error amplifier gets its feedback input from the FB pin. For adjustable output voltage devices, a resistive voltage divider must be connected to that pin. For fixed output voltage devices, FB must be connected to the output voltage to directly sense the voltage. Fixed output voltage versions use a trimmed internal resistive divider. The feedback voltage is compared with the internal reference voltage to generate a stable and accurate output voltage.

The controller circuit also senses the average input current as well as the peak input current. Thus, the maximum input power is controlled as well as the maximum peak current, to achieve a safe and stable operation under all possible conditions. To protect the device from overheating, an internal temperature sensor is implemented.

10.3.1.1 Synchronous Operation

The device uses three internal N-channel MOSFETs to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over a wide input voltage and output power range.

To avoid ground shift problems due to the high currents in the switches, two separate ground pins, GND and PGND, are used. The reference for all control functions is the GND pin. The power switches are connected to PGND. Both grounds must be connected on the PCB at only one point, ideally close to the GND pin. Due to the 3-switch topology, the load is always disconnected from the input during shutdown of the converter.

10.3.1.2 Down Regulation

A boost converter only regulates output voltages which are higher than the input voltage. This device operates differently. For example, it is able to regulate 3 V at the output with two fresh alkaline cells at the input having a total cell voltage of 3.2 V. Another example is powering white LEDs with a forward voltage of 3.6 V from a fully charged Li-Ion cell with an output voltage of 4.2 V. To control these applications properly, a Down Conversion mode is implemented.

If the input voltage reaches or exceeds the output voltage, the converter automatically changes to a Down Conversion mode. In this mode, the control circuit changes the behavior of the two rectifying switches. While continuing switching, it sets the voltage drop across the rectifying switches as high as needed to regulate the output voltage. This means the power losses in the converter increase. This must be taken into account for thermal consideration.

10.3.1.3 Device Enable

The device is put into operation when EN is set high. It is put into Shutdown mode when EN is set to low. In Shutdown mode, the regulator stops switching, all internal control circuitry including the UVLO comparator is switched off, and the load is disconnected from the input. Current does not flow from input to output or from output to input. This also means that the output voltage can drop below the input voltage during shutdown.

10.3.1.4 Softstart and Short-Circuit Protection

During start-up of the converter, the duty cycle and the peak current are limited in order to avoid high peak currents drawn from the battery. After being enabled, the device starts operating. At first, it keeps the main output VOUT disconnected, and charges the capacitor at VAUX. Once the capacitor at VAUX is charged to about 2.5 V, the device switches to normal operation. This means VOUT is turned on and the capacitor at VOUT is charged, while the load connected to the device is supplied. To ramp up the output voltage in a controlled way, the average current limit is set to 400 mA and rises proportional to the increase of the output voltage. At an output voltage of about 1.2 V the current limit is at its nominal value. If the output voltage does not increase, the current limit does not increase. There is no timer implemented. Thus the output voltage overshoot at startup, as well as the inrush current, is kept at a minimum. The device ramps up the output voltage in a controlled manner even if a large capacitor is connected at the output. When the output voltage does not increase above 1.2 V, the device assumes a short-circuit at the output, and keeps the current limit low to protect itself and the application. When there is a short at the output during operation, the current limit is decreased accordingly.

Feature Description (接下页)

The device can also start into a Prebias on the outputs.

10.3.1.5 Current Limit

The device current limit limits the average current in the inductor. In a boost connector, this is the input current. If an excessive load requires an input current greater than the average current limit, the device limits the input current by reducing the output power delivered. In this case, the output voltage decreases.

10.3.1.6 Undervoltage Lockout

An undervoltage lockout function prevents the main output at VOUT from being supplied if the voltage at the UVLO pin drops below 0.25 V. When using a resistive divider at the voltage to be monitored, for example the supply voltage, any threshold for the monitored voltage can be programmed. If in undervoltage lockout mode, the device still maintains its supply voltage at VAUX, and it is not turned off until EN is programmed low. This undervoltage lockout function is implemented in order to prevent the malfunctioning of the converter.

10.3.1.7 Thermal Shutdown

The device has a built-in temperature sensor which monitors the internal IC temperature. If the temperature exceeds the programmed threshold (see electrical characteristics table), the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at IC temperatures at the thermal shutdown threshold.

10.4 Device Functional Modes

10.4.1 Power Save Mode

The Power Save (PS) pin can be used to select different operation modes. To enable Power Save mode the PS pin must be set low. Power Save mode is used to improve efficiency at light load. If Power Save mode is enabled, the converter stops operating if the average inductor current decreases below about 300 mA and the output voltage is at or above its nominal value. If the output voltage decreases below its nominal value, the device ramps up the output voltage again by starting operation using a programmed average inductor current higher than required by the current load condition. Operation can last for one or several pulses. The converter stops operating once the conditions for stopping operation are met again.

The Power Save mode can be disabled by programming a high at the PS pin. In Down Conversion mode, Power Save mode is always enabled and the device cannot be forced into fixed frequency operation at light loads. The PS input supports standard logic thresholds.

10.4.2 Down Conversion Mode

If the input voltage reaches or exceeds the output voltage, the converter automatically changes to a Down Conversion mode. In this mode, the control circuit changes the behavior of the two rectifying switches. While continuing switching, it sets the voltage drop across the rectifying switches as high as needed to regulate the output voltage. This means the power losses in the converter increase. This must be taken into account for thermal consideration.

11 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The TPS6120x DC-DC converters are intended for systems powered by a single up to triple cell Alkaline, NiCd, NiMH battery with a typical terminal voltage between 0.7 V and 5.5 V. They can also be used in systems powered by one-cell Li-Ion or Li-Polymer with a typical voltage between 2.5 V and 4.2 V. Additionally, any other voltage source like solar cells or fuel cells with a typical output voltage between 0.3 V and 5.5 V can power systems where the TPS6120x is used.

11.2 Typical Application




图 15. Typical Application Circuit for Adjustable Output Voltage Option

11.2.1 Design Requirements

In this example, TPS61200 is used to design a 3.3-V power supply with 100-mA output current capability. The TPS61200 can be powered by either a single-cell, two-cell, or three-cell alkaline, NiCd or NiMH, or one-cell Li-Ion or Li-Polymer battery. In this example, the input voltage range is from 0.8 V to 1.65 V for single-cell alkaline input.

11.2.2 Detailed Design Procedure

表 2. List of Components

COMPONENT REFERENCE	PART NUMBER	MANUFACTURER	VALUE
C1		any	10 µF, X7R Ceramic
C2		any	2 x 10 µF, X7R Ceramic
C3		any	1 µF, X7R, Ceramic
L1	LPS3015-222ML	Coilcraft	2.2 µH

11.2.2.1 Programming the Output Voltage

Within the TPS6120X family, there are fixed and adjustable output voltage versions available. To properly configure the fixed output voltage devices, the FB pin is used to sense the output voltage. This means that it must be connected directly to VOUT. For the adjustable output voltage version, an external resistor divider is used to adjust the output voltage. The resistor divider must be connected between VOUT, FB and GND. When the output voltage is regulated properly, the typical value of the voltage at the FB pin is 500 mV. The maximum recommended value for the output voltage is 5.5 V. The current through the resistive divider should be about 100

times greater than the current into the FB pin. The typical current into the FB pin is 0.01 μA , and the voltage across the resistor between FB and GND, R2, is typically 500 mV. Based on those two values, the recommended value for R2 should be lower than 500 k Ω , in order to set the divider current at 1 μA or higher. It is recommended to keep the value for this resistor in the range of 200 k Ω . The value of the resistor connected between VOUT and FB, R1, depending on the needed output voltage (V_{OUT}), can be calculated using [公式 1](#):

$$R1 = R2 \times \left(\frac{V_{\text{OUT}}}{V_{\text{FB}}} - 1 \right) \quad (1)$$

As an example, for an output voltage of 3.3 V, a 1-M Ω resistor should be chosen for R₁ when a 180-k Ω is selected for R₂.

11.2.2.2 Programming the UVLO Threshold Voltage

The UVLO input can be used to shut down the main output if the supply voltage is getting too low. The internal reference threshold is typically 250 mV. If the supply voltage should cause the shutdown when it is dropping below 250 mV, V_{IN} can be connected directly to the UVLO pin. If the shutdown should happen at higher voltages, a resistor divider can be used. R3 and R4 in [图 15](#) show an example of how to monitor the input voltage of the circuit. The current through the resistive divider should be about 100 times greater than the current into the UVLO pin. The typical current into the UVLO pin is 0.01 μA , and the voltage across R4 is equal to the UVLO voltage threshold that is generated on-chip, which has a value of 250 mV. Therefore, the recommended value for R4 is in the range of 250 k Ω . From this, the value of resistor R3, depending on the desired shutdown voltage V_{INMIN} , can be calculated using [公式 2](#).

$$R3 = R4 \times \left(\frac{V_{\text{INMIN}}}{V_{\text{UVLO}}} - 1 \right) \quad (2)$$

11.2.2.3 Inductor Selection

To make sure that the TPS6120X devices can operate, an inductor must be connected between the VIN and L pins. To estimate the minimum inductance value, [公式 3](#) can be used.

$$L_{\text{MIN}} = V_{\text{IN}} \times 0.5 \frac{\mu\text{S}}{\text{A}} \quad (3)$$

In [公式 3](#), the minimum inductance, L_{MIN} , for boost mode operation is calculated. V_{IN} is the maximum input voltage. The recommended inductor value range is between 1.5 μH and 4.7 μH . The minimum inductor value should not be below 1.5 μH , even if [公式 3](#) yields something lower. Using 2.2 μH is recommended anyway for getting best performance over the whole input and output voltage range.

With the chosen inductance value, the peak current for the inductor in steady state operation can be calculated using [公式 4](#).

$$I_{\text{LMAX}} = \frac{V_{\text{OUT}} \times I_{\text{OUT}}}{0.8 \times V_{\text{IN}}} + \frac{V_{\text{IN}} \times (V_{\text{OUT}} - V_{\text{IN}})}{2 \times V_{\text{OUT}} \times f \times L} \quad (4)$$

This would be the critical value for the current rating for selecting the inductor. It also needs to be taken into account that load transients and error conditions may cause higher inductor currents. The following inductor series from different suppliers have been used with TPS6120x converters:

表 3. List of Inductors

VENDOR	INDUCTOR SERIES
Coilcraft	LPS3015
	LPS4012
Murata	LQH3NP
Tajo Yuden	NR3015
Würth Elektronik	WE-TPC Typ S

11.2.2.4 Capacitor Selection

11.2.2.4.1 Input Capacitor

At least a 4.7- μ F input capacitor is recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended.

An R-C filter may be placed on the VIN pin to improve performance in applications with a noisy input source. A 100- Ω resistor and 0.1- μ F capacitor are recommended in this case. This filter is not required operation.

11.2.2.4.2 Output Capacitor

For the output capacitor, it is recommended to use small X5R or X7R ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, using a smaller ceramic capacitor in parallel to the large one is required. This small capacitor should be placed as close as possible to the VOUT and PGND pins of the IC.

To get an estimate of the recommended minimum output capacitance, [公式 5](#) can be used.

$$C_{OUT} = 5 \times L \times \frac{\mu F}{\mu H} \quad (5)$$

A capacitor with a value in the range of the calculated minimum should be used. This is required to maintain control loop stability. There are no additional requirements regarding minimum ESR. There is also no upper limit for the output capacitance value. Larger capacitors cause lower output voltage ripple as well as lower output voltage drops during load transients.

11.2.2.4.3 Capacitor at VAUX

Between the VAUX pin and GND pin, a capacitor must be connected. This capacitor is used to maintain and filter the control supply voltage, which is chosen from the highest of VIN, VOUT, and L. It is charged during startup and before the main output VOUT is turned on. To ensure stable operation, using at least 0.1 μ F is recommended. At output voltages below 2.5 V, the capacitance should be in the range of 1 μ F. Since this capacitor is also used as a snubber capacitor for the main switch, using a X5R or X7R ceramic capacitor with low ESR is important.

11.2.3 Application Curves

	FIGURE
Output Voltage TPS61201, Power Save Mode Disabled	图 16
Output Voltage TPS61202, Power Save Mode Disabled	图 17
Output Voltage TPS61201, Power Save Mode Enabled	图 18
Output Voltage TPS61202, Power Save Mode Enabled	图 19
TPS61201 Load Transient Response	图 20
TPS61202 Load Transient Response	图 21
TPS61201 Line Transient Response	图 22
TPS61202 Line Transient Response	图 23
TPS61201 Startup after Enable	图 24
TPS61202 Startup after Enable	图 25




图 16. Output Voltage, Power Save Mode Disabled




图 17. Output Voltage, Power Save Mode Disabled




图 18. Output Voltage in Power Save Mode




图 19. Output Voltage in Power Save Mode




图 20. Load Transient Response




图 21. Load Transient Response




图 22. Line Transient Response




图 23. Line Transient Response




图 24. Start-Up After Enable




图 25. Start-Up After Enable

11.3 System Examples




图 26. WLED Driver Circuit (See SLVA364)





图 27. Solar Cell Circuit (See SLVA345)

System Examples (接下页)

图 28. Reverse Battery Protection Circuit (See SLVA315)

12 Power Supply Recommendations

The power supply of TPS6120x DC-DC converters can be a single up to triple cell Alkaline, NiCd, NiMH battery with a typical terminal voltage between 0.7 V and 5.5 V. The TPS6120x can also be powered by one-cell Li-Ion or Li-Polymer with a typical voltage between 2.5 V and 4.2 V. Additionally, any other voltage source like solar cells or fuel cells with a typical output voltage between 0.3 V and 5.5 V can also be the power supply.

The input supply should be well regulated with the rating of TPS6120x. If the input supply is located more than a few inches from the device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 μF is a typical choice.

13 Layout

13.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input and output capacitor, as well as the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.

The feedback divider should be placed as close as possible to the control ground pin of the IC. To lay out the control ground, it is recommended to use short traces as well, separated from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current. See [Figure 29](#) for the recommended layout.

13.2 Layout Example




图 29. EVM Layout

13.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below.

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- Introducing airflow in the system

The maximum recommended junction temperature (T_J) of the TPS6120x devices is 125°C. The thermal resistance of the 10-pin SON 3 × 3 package (DRC) is $R_{\theta JA} = 41.2 \text{ }^\circ\text{C/W}$, when the exposed thermal pad is soldered. Specified regulator operation is assured to a maximum ambient temperature, T_A , of 85°C. Therefore, the maximum power dissipation is about 971 mW. More power can be dissipated if the maximum ambient temperature of the application is lower.

$$P_{D(\text{MAX})} = \frac{T_{J(\text{MAX})} - T_A}{R_{\theta JA}} = \frac{125^\circ\text{C} - 85^\circ\text{C}}{41.2^\circ\text{C/W}} = 971\text{mW} \quad (6)$$

14 器件和文档支持

14.1 相关链接

下面的表格列出了快速访问链接。范围包括技术文档、支持和社区资源、工具和软件，以及样片或购买的快速访问。

表 4. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS61200	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS61201	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS61202	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

14.2 商标

All trademarks are the property of their respective owners.

14.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

14.4 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

15 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独立负责满足与其产品及其在应用中使用的 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独立负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com.cn/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122
Copyright © 2016, 德州仪器半导体技术(上海)有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61200DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRR	Samples
TPS61200DRCRG4	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRR	Samples
TPS61200DRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRR	Samples
TPS61200DRCTG4	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRR	Samples
TPS61201DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRS	Samples
TPS61201DRCRG4	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRS	Samples
TPS61201DRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRS	Samples
TPS61201DRCTG4	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRS	Samples
TPS61202DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRT	Samples
TPS61202DRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRT	Samples
TPS61202DRCTG4	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BRT	Samples
TPS61202DSCR	ACTIVE	WSON	DSC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CER	Samples
TPS61202DSCT	ACTIVE	WSON	DSC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CER	Samples
TPS61202DSCTG4	ACTIVE	WSON	DSC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CER	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61200DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61200DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61200DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61200DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61201DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61201DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61201DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DSCR	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS61202DSCT	WSON	DSC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61200DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS61200DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS61200DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS61200DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS61201DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS61201DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS61201DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS61202DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS61202DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS61202DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS61202DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS61202DSCR	WSON	DSC	10	3000	367.0	367.0	35.0
TPS61202DSCT	WSON	DSC	10	250	210.0	185.0	35.0

DRC (S-PVSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - Small Outline No-Lead (SON) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present

THERMAL PAD MECHANICAL DATA

DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206565-3/Y 08/15

NOTE: A. All linear dimensions are in millimeters

LAND PATTERN DATA

DRC (S-PVSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD




- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

GENERIC PACKAGE VIEW

DSC 10



WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4207383/F



4221826/B 04/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DSC0010J

VSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4221826/B 04/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DSC0010J

VSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4221826/B 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与美国 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的的应用。在应用内使用产品的行为本身不会配有安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司