


P-Channel 20-V (D-S) MOSFET , ESD Protection
GENERAL DESCRIPTION

The ME2323D(-G) is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(SOT-23)


Top View


FEATURES

- $R_{DS(ON)} \leq 50m\Omega @ V_{GS}=-4.5V$
- $R_{DS(ON)} \leq 65m\Omega @ V_{GS}=-2.5V$
- $R_{DS(ON)} \leq 75m\Omega @ V_{GS}=-1.8V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS


- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter


Ordering Information: ME2323D (Pb-free)

ME2323D-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ C$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	-20	V
Gate-Source Voltage		V_{GS}	± 8	V
Continuous Drain	$T_A=25^\circ C$	I_D	-4.2	A
	$T_A=70^\circ C$		-3.3	
Pulsed Drain Current		I_{DM}	-17	A
Maximum Power Dissipation	$T_A=25^\circ C$	P_D	1.4	W
	$T_A=70^\circ C$		0.9	
Operating Junction Temperature		T_J	-55 to 150	°C
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	90	°C/W



P-Channel 20-V (D-S) MOSFET , ESD Protection
Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V, ID=-250 μA	-20			V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=-250 μA	-0.25	-0.5	-1	V
IGSS	Gate Leakage Current	VDS=0V, VGS=±4.5V			±5	μA
		VDS=0V, VGS=±8V			±10	
IDS0	Zero Gate Voltage Drain Current	VDS=-16V, VGS=0V			-1	μA
RDS(ON)	Drain-Source On-Resistance ^a	VGS=-4.5V, ID= -4.0A		45	50	mΩ
		VGS=-2.5V, ID= -3.0A		52	65	
		VGS=-1.8V, ID= -2.0A		60	75	
VSD	Diode Forward Voltage	IS=-1.0A, VGS=0V		-0.78	-1	V
DYNAMIC						
Qg	Total Gate Charge	VDS=-10V, VGS=-4.5V, ID=-4A		10.5		nC
Qgs	Gate-Source Charge			0.5		
Qgd	Gate-Drain Charge			3		
Ciss	Input Capacitance	VDS=-10V, VGS=0V, f=1MHz		220		pF
Coss	Output Capacitance			95		
Crss	Reverse Transfer Capacitance			30		
td(on)	Turn-On Delay Time	VDS=-10V, RL =2.5Ω RGEN=3Ω, VGS=-4.5V		560		ns
tr	Turn-On Rise Time			4000		
td(off)	Turn-Off Delay Time			400		
tf	Turn-Off Fall Time			4000		

Notes: a. Pulse test: pulse width≤ 300us, duty cycle≤ 2%, Guaranteed by design, not subject to production testing.


b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




P-Channel 20-V (D-S) MOSFET , ESD Protection

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)


On Resistance vs. Junction Temperature




On-Resistance vs. Drain Current




Capacitance




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage







On-Region Characteristics




P-Channel 20-V (D-S) MOSFET , ESD Protection

Typical Characteristics (T_J = 25°C Noted)



SOT-23 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	2.800	3.00
B	1.200	1.70
C	0.900	1.30
D	0.350	0.50
G	1.780	2.04
H	0.010	0.15
J	0.085	0.20
K	0.300	0.65
L	0.890	1.02
S	2.100	3.00
V	0.450	0.60

