

# LMZ10500 最高输入电压为 5.5V 的 650mA SIMPLE SWITCHER® 纳米模块

## 1 特性

- 输出电流最高可达 650mA
- 输入电压范围为 2.7V 至 5.5V
- 输出电压范围为 0.6V 到 3.6V
- 效率高达 95%
- 集成电感
- 8 引脚无引线框架封装 (LLP) 封装
- 结温范围:  $-40^{\circ}\text{C}$  至  $125^{\circ}\text{C}$
- 可调节输出电压
- 2.0MHz 固定脉宽调制 (PWM) 开关频率
- 集成补偿功能
- 软启动功能
- 电流限制保护
- 热关断保护
- 针对上电、断电和欠压条件的输入电压欠压锁定 (UVLO)
- 仅采用 5 个外部组件 - 电阻分压器和 3 个陶瓷电容
- 小型解决方案尺寸
- 低输出电压纹波
- 简单的组件选择和印刷电路板 (PCB) 布局布线
- 高效率有效降低系统产生的热量

## 2 应用

- 由 3.3V 和 5V 电源轨到负载点的转换
- 空间受限型 应用
- 低输出噪声 应用
- 参考设计的快速链接:  
 $V_{OUT} = 1.2\text{ V}$ 、 $V_{OUT} = 1.8\text{ V}$ 、  
 $V_{OUT} = 2.5\text{ V}$ 、 $V_{OUT} = 3.3\text{ V}$

## 3 说明


LMZ10500 SIMPLE SWITCHER® 纳米模块是一套易于使用的降压 DC-DC 解决方案，在空间受限类应用中能够驱动高达 650mA 的负载。该器件仅需使用一个输入电容、一个输出电容、一个小型  $V_{CON}$  滤波电容和两个电阻即可实现基本运行。该纳米模块采用 8 引脚 LLP 封装，并且具有一个集成电感。该器件还提供基于内部电流限制的软启动、电流过载保护和热关断功能。

### 器件信息(1)


器件型号	封装	封装尺寸 (标称值)
LMZ10500	uSiP (8)	3.00mm x 2.60mm

(1) 如需了解所有可用封装，请参见数据表末尾的可订购产品附录。

$V_{IN} = 3.6\text{V}$  时的典型效率



辐射电磁干扰 (EMI) (CISPR22)  
 $V_{IN} = 5.0\text{V}$ 、 $V_{OUT} = 1.8\text{V}$ 、 $I_{OUT} = 650\text{ mA}$



## 目录

<b>1</b>	特性 .....	<b>1</b>	<b>8</b>	<b>Application and Implementation</b> .....	<b>13</b>
<b>2</b>	应用 .....	<b>1</b>	8.1	Application Information.....	13
<b>3</b>	说明 .....	<b>1</b>	8.2	Typical Application .....	13
<b>4</b>	修订历史记录 .....	<b>2</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>20</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	9.1	Voltage Range .....	20
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	9.2	Current Capability .....	20
6.1	Absolute Maximum Ratings .....	4	9.3	Input Connection .....	20
6.2	Handling Ratings.....	4	<b>10</b>	<b>Layout</b> .....	<b>21</b>
6.3	Recommended Operating Conditions.....	4	10.1	Layout Guidelines .....	21
6.4	Thermal Information .....	4	10.2	Layout Example .....	21
6.5	Electrical Characteristics.....	5	10.3	Package Considerations .....	22
6.6	System Characteristics .....	6	<b>11</b>	<b>器件和文档支持</b> .....	<b>23</b>
6.7	Typical Characteristics .....	7	11.1	文档支持 .....	23
<b>7</b>	<b>Detailed Description</b> .....	<b>9</b>	11.2	商标 .....	23
7.1	Overview .....	9	11.3	静电放电警告.....	23
7.2	Functional Block Diagram .....	9	11.4	Glossary .....	23
7.3	Feature Description.....	9	<b>12</b>	<b>机械、封装和可订购信息</b> .....	<b>23</b>
7.4	Device Functional Modes.....	11			

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

<b>Changes from Revision E (September 2014) to Revision F</b>	<b>Page</b>
• Switched <a href="#">Figure 16</a> and <a href="#">Figure 17</a> .....	<b>15</b>


  

<b>Changes from Revision D (January 2014) to Revision E</b>	<b>Page</b>
• 已添加 引脚配置和功能部分，处理额定值表，特性描述部分，器件功能模式，应用和实施部分，电源相关建议部分，布局部分，器件和文档支持部分以及机械、封装和可订购信息部分 .....	<b>1</b>

<b>Changes from Revision C (March 2013) to Revision D</b>	<b>Page</b>
• Added new package SIL0008A .....	<b>3</b>

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	1	I	Enable Input. Set this digital input higher than 1.2 V for normal operation. For shutdown, set low. Pin is internally pulled up to VIN and can be left floating for always-on operation.
VCON	2	I	Output voltage control pin. Connect to analog voltage from resistive divider or DAC/controller to set the VOUT voltage. $V_{OUT} = 2.5 \times V_{CON}$ . Connect a small (470pF) capacitor from this pin to SGND to provide noise filtering.
FB	3	I	Feedback of the error amplifier. Connect directly to output capacitor to sense $V_{OUT}$ .
SGND	4	I	Ground for analog and control circuitry. Connect to PGND at a single point.
VOUT	5	O	Output Voltage. Connected to one pin of the integrated inductor. Connect output filter capacitor between VOUT and PGND.
PGND	6	I	Power ground for the power MOSFETs and gate-drive circuitry.
VIN	7	I	Voltage supply input. Connect ceramic capacitor between VIN and PGND as close as possible to these two pins. Typical capacitor values are between 4.7 $\mu$ F and 22 $\mu$ F.
VREF	8	O	2.35 V voltage reference output. Typically connected to VCON pin through a resistive divider to set the output voltage.
PAD		I	The center pad underneath the SIL0008A package is internally tied to SGND. This pad should be connected to the ground plane for improved thermal performance.

## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

	MIN	MAX	UNIT
VIN, VREF to SGND	-0.2	6.0	V
PGND to SGND	-0.2	0.2	V
EN, FB, VCON	(SGND -0.2) to (VIN +0.2)	6.0	V
VOUT	(PGND -0.2) to (VIN +0.2)	6.0	V
Junction Temperature (T <sub>J-MAX</sub> )	-40	125	°C
Maximum Lead Temperature		260	°C

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. *Recommended Operating Conditions* are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the *Electrical Characteristics*.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

### 6.2 Handling Ratings

	MIN	MAX	UNIT
T <sub>stg</sub> Storage temperature range	-65	150	°C
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	1000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input Voltage Range	2.7	5.5	V
Recommended Load Current	0	650	mA
Junction Temperature (T <sub>J</sub> ) Range	-40	125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LMZ10500	UNIT	
		SIL		
		8 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	SIL0008A Package	45.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance		25	
R <sub>θJB</sub>	Junction-to-board thermal resistance		9.2	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter		1.5	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter		9.1	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance		25	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

Minimum and maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^\circ\text{C}$ , and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 3.6\text{ V}$ ,  $V_{EN} = 1.2\text{ V}$ ,  $T_J = 25^\circ\text{C}$

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
<b>SYSTEM PARAMETERS</b>						
$V_{REF} \times \text{GAIN}$	Reference voltage x VCON to FB Gain	$V_{IN} = V_{EN} = 5.5\text{ V}$ , $V_{CON} = 1.44\text{ V}$	5.7575	5.875	5.9925	V
GAIN	VCON to FB Gain	$V_{IN} = 5.5\text{ V}$ , $V_{CON} = 1.44\text{ V}$	2.4375	2.5	2.5750	V/V
$V_{INUVLO}$	VIN rising threshold		2.24	2.41	2.64	V
$V_{INUVLO\ HYST}$	VIN UVLO Hysteresis		120	165	200	mV
$I_{SHDN}$	Shutdown supply current	$V_{IN} = 3.6\text{ V}$ , $V_{EN} = 0.5\text{ V}$ <sup>(3)</sup>		11	18	$\mu\text{A}$
$I_q$	DC bias current into VIN	$V_{IN} = 5.5\text{ V}$ , $V_{CON} = 1.6\text{ V}$ , $I_{OUT} = 0\text{ A}$		6.5	9.5	mA
$R_{DROPOUT}$	VIN to VOUT resistance	$I_{OUT} = 200\text{ mA}$		305	575	m $\Omega$
$I_{LIM}$	DC Output Current Limit	$V_{CON} = 1.72\text{ V}$ <sup>(4)</sup>	800	1000		mA
$F_{OSC}$	Internal oscillator frequency		1.75	2.0	2.25	MHz
$V_{IH,ENABLE}$	Enable logic HIGH voltage		1.2			V
$V_{IL,ENABLE}$	Enable logic LOW voltage				0.5	V
$T_{SD}$	Thermal shutdown	Rising Threshold		150		$^\circ\text{C}$
$T_{SD-HYST}$	Thermal shutdown hysteresis			20		$^\circ\text{C}$
$D_{MAX}$	Maximum duty cycle			100%		
$T_{ON-MIN}$	Minimum on-time			50		ns
$\theta_{JA}$	Package Thermal Resistance	20-mm x 20-mm board 2 layers, 2 oz copper, 0.5W, no airflow		77		$^\circ\text{C/W}$
		15 mm x 15 mm board 2 layers, 2 oz copper, 0.5W, no airflow		88		
		10 mm x 10 mm board 2 layers, 2 oz copper, 0.5W, no airflow		107		

- (1) Min and Max limits are 100% production tested at  $25^\circ\text{C}$ . Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate the Average Outgoing Quality Level (AOQL).
- (2) Typical numbers are at  $25^\circ\text{C}$  and represent the most likely parametric norm.
- (3) Shutdown current includes leakage current of the high side PFET.
- (4) Current limit is built-in, fixed, and not adjustable.

## 6.6 System Characteristics


The following specifications are ensured by design providing the component values in [Figure 13](#) are used ( $C_{IN} = C_{OUT} = 10 \mu\text{F}$ , 6.3 V, 0603, TDK C1608X5R0J106K). These parameters are not ensured by production testing. Unless otherwise stated the following conditions apply:  $T_A = 25^\circ\text{C}$ .

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta V_{OUT}/V_{OUT}$	Output Voltage Regulation Over Line Voltage and Load Current	$V_{OUT} = 0.6 \text{ V}$ $\Delta V_{IN} = 2.7 \text{ V to } 4.2 \text{ V}$ $\Delta I_{OUT} = 0 \text{ A to } 650 \text{ mA}$		$\pm 1.23\%$		
$\Delta V_{OUT}/V_{OUT}$	Output Voltage Regulation Over Line Voltage and Load Current	$V_{OUT} = 1.5 \text{ V}$ $\Delta V_{IN} = 2.7 \text{ V to } 5.5 \text{ V}$ $\Delta I_{OUT} = 0 \text{ A to } 650 \text{ mA}$		$\pm 0.56\%$		
$\Delta V_{OUT}/V_{OUT}$	Output Voltage Regulation Over Line Voltage and Load Current	$V_{OUT} = 3.6 \text{ V}$ $\Delta V_{IN} = 4.0 \text{ V to } 5.5 \text{ V}$ $\Delta I_{OUT} = 0 \text{ A to } 650 \text{ mA}$		$\pm 0.24\%$		
VREF	$T_{RISE}$ Rise time of reference voltage	EN = Low to High, $V_{IN} = 4.2 \text{ V}$ $V_{OUT} = 2.7 \text{ V}$ , $I_{OUT} = 650 \text{ mA}$		10		$\mu\text{s}$
$\eta$	Peak Efficiency	$V_{IN} = 5.0 \text{ V}$ , $V_{OUT} = 3.3 \text{ V}$ $I_{OUT} = 200 \text{ mA}$		95%		
	Full Load Efficiency	$V_{IN} = 5.0 \text{ V}$ , $V_{OUT} = 3.6 \text{ V}$ $I_{OUT} = 650 \text{ mA}$		93%		
$V_{OUT}$ Ripple	Output voltage ripple	$V_{IN} = 5.0 \text{ V}$ , $V_{OUT} = 1.8 \text{ V}$ $I_{OUT} = 650 \text{ mA}$ <sup>(1)</sup>		8		mV pk-pk
Line Transient	Line transient response	$V_{IN} = 2.7 \text{ V to } 5.5 \text{ V}$ , $T_R = T_F = 10 \mu\text{s}$ , $V_{OUT} = 1.8 \text{ V}$ , $I_{OUT} = 650 \text{ mA}$		25		mV pk-pk
Load Transient	Load transient response	$V_{IN} = 5.0 \text{ V}$ $T_R = T_F = 40 \mu\text{s}$ , $V_{OUT} = 1.8 \text{ V}$ $I_{OUT} = 65 \text{ mA to } 650 \text{ mA}$		25		mV pk-pk


(1) Ripple voltage should be measured across  $C_{OUT}$  on a well-designed PC board using the suggested capacitors.

### 6.7 Typical Characteristics


Unless otherwise specified the following conditions apply:  $V_{IN} = 3.6\text{ V}$ ,  $T_A = 25^\circ\text{C}$




**Figure 1. Output Voltage Ripple**  
 $V_{IN} = 5.0\text{ V}$ ,  $V_{OUT} = 1.8\text{ V}$ ,  $I_{OUT} = 650\text{ mA}$




**Figure 2. Dropout Voltage vs Load Current and Input Voltage**




**Figure 3. Thermal Derating**  
 $V_{OUT} = 1.2\text{ V}$ ,  $\theta_{JA} = 77^\circ\text{C/W}$



**Figure 4. Thermal Derating**  
 $V_{OUT} = 1.8\text{ V}$ ,  $\theta_{JA} = 77^\circ\text{C/W}$





**Figure 5. Thermal Derating**  
 $V_{OUT} = 2.5\text{ V}$ ,  $\theta_{JA} = 77^\circ\text{C/W}$



**Figure 6. Thermal Derating**  
 $V_{OUT} = 3.3\text{ V}$ ,  $\theta_{JA} = 77^\circ\text{C/W}$

Typical Characteristics (continued)

Unless otherwise specified the following conditions apply:  $V_{IN} = 3.6\text{ V}$ ,  $T_A = 25^\circ\text{C}$




## 7 Detailed Description

### 7.1 Overview

The LMZ10500 SIMPLE SWITCHER® nano module is an easy-to-use step-down DC-DC solution capable of driving up to 650 mA load in space-constrained applications. Only an input capacitor, an output capacitor, a small  $V_{CON}$  filter capacitor, and two resistors are required for basic operation. The nano module comes in 8-pin LLP footprint package with an integrated inductor. The LMZ10500 operates in fixed 2.0 MHz PWM (Pulse Width Modulation) mode, and is designed to deliver power at maximum efficiency. The output voltage is typically set by using a resistive divider between the built-in reference voltage  $V_{REF}$  and the control pin  $V_{CON}$ . The  $V_{CON}$  pin is the positive input to the error amplifier. The output voltage of the LMZ10500 can also be dynamically adjusted between 0.6 V and 3.6 V by driving the  $V_{CON}$  pin externally. Internal current limit built softstart function, current overload protection, and thermal shutdown are also provided.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Current Limit


The LMZ10500 current limit feature protects the module during an overload condition. The circuit employs positive peak current limit in the PFET and negative peak current limit in the NFET switch. The positive peak current through the PFET is limited to 1.2A (typ.). When the current reaches this limit threshold the PFET switch is immediately turned off until the next switching cycle. This behavior continues on a cycle-by-cycle basis until the overload condition is removed from the output. The typical negative peak current limit through the NFET switch is -0.6A (typ.).

The ripple of the inductor current depends on the input and output voltages. This means that the DC level of the output current when the peak current limiting occurs will also vary over the line voltage and the output voltage level. Refer to the DC Output Current Limit plots in the [Typical Characteristics](#) section for more information.

## Feature Description (continued)

### 7.3.2 Startup Behavior and Softstart

The LMZ10500 features a current limit based soft start circuit in order to prevent large in-rush current and output overshoot as  $V_{OUT}$  is ramping up. This is achieved by gradually increasing the PFET current limit threshold to the final operating value as the output voltage ramps during startup. The maximum allowed current in the inductor is stepped up in a staircase profile for a fixed number of switching periods in each step. Additionally, the switching frequency in the first step is set at 450kHz and is then increased for each of the following steps until it reaches 2MHz at the final step of current limiting. This current limiting behavior is illustrated in [Figure 10](#) and allows for a smooth  $V_{OUT}$  ramp up.




**Figure 10. Startup Behavior of Current Limit Based softstart**

The soft start rate is also limited by the  $V_{CON}$  ramp up rate. The  $V_{CON}$  pin is discharged internally through a pull down device before startup occurs. This is done to deplete any residual charge on the  $V_{CON}$  filter capacitor and allow the  $V_{CON}$  voltage to ramp up from 0V when the part is started. The events that cause  $V_{CON}$  discharge are thermal shutdown, UVLO, EN low, or output short circuit detection. The minimum recommended capacitance on  $V_{CON}$  is 220 pF and the maximum is 1 nF. The duration of startup current limiting sequence takes approximately 75  $\mu$ s. After the sequence is completed, the feedback voltage is monitored for output short circuit events.

### 7.3.3 Output Short Circuit Protection

In addition to cycle by cycle current limit, the LMZ10500 features a second level of short circuit protection. If the load pulls the output voltage down and the feedback voltage falls to 0.375 V, the output short circuit protection will engage. In this mode the internal PFET switch is turned OFF after the current limit comparator trips and the beginning of the next cycle is inhibited for approximately 230  $\mu$ s. This forces the inductor current to ramp down and limits excessive current draw from the input supply when the output of the regulator is shorted. The synchronous rectifier is always OFF in this mode. After 230  $\mu$ s of non-switching a new startup sequence is initiated. During this new startup sequence the current limit is gradually stepped up to the nominal value as illustrated in the [Startup Behavior and Softstart](#) section. After the startup sequence is completed again, the feedback voltage is monitored for output short circuit. If the short circuit is still persistent after the new startup sequence, switching will be stopped again and there will be another 230  $\mu$ s off period. A persistent output short condition results in a hiccup behavior where the LMZ10500 goes through the normal startup sequence, then detects the output short at the end of startup, terminates switching for 230  $\mu$ s, and repeats this cycle until the output short is released. This behavior is illustrated in [Figure 11](#).



**Figure 11. Hiccup Behavior With Persistent Output Short Circuit**

## Feature Description (continued)

Since the output current is limited during normal startup by the softstart function, the current charging the output capacitor is also limited. This results in a smooth  $V_{OUT}$  ramp up to nominal voltage. However, using excessively large output capacitance or  $V_{CON}$  capacitance under normal conditions can prevent the output voltage from reaching 0.375 V at the end of the startup sequence. In such cases the module will maintain the described above hiccup mode and the output voltage will not ramp up to final value. To cause this condition, one would have to use unnecessarily large output capacitance for 650mA load applications. See the [Input and Output Capacitor Selection](#) section for guidance on maximum capacitances for different output voltage settings.

### 7.3.4 Thermal Overload Protection

The junction temperature of the LMZ10500 should not be allowed to exceed its maximum operating rating of 125°C. Thermal protection is implemented by an internal thermal shutdown circuit which activates at 150°C (typ). When this temperature is reached, the device enters a low power standby state. In this state switching remains off causing the output voltage to fall. Also, the  $V_{CON}$  capacitor is discharged to SGND. When the junction temperature falls back below 130°C (typ) normal startup occurs and  $V_{OUT}$  rises smoothly from 0 V. Applications requiring maximum output current may require derating at elevated ambient temperature. See the [Typical Characteristics](#) section for thermal derating plots for various output voltages.

## 7.4 Device Functional Modes

### 7.4.1 Circuit Operation

The LMZ10500 is a synchronous Buck power module using a PFET for the high side switch and an NFET for the synchronous rectifier switch. The output voltage is regulated by modulating the PFET switch on-time. The circuit generates a duty-cycle modulated rectangular signal. The rectangular signal is averaged using a low pass filter formed by the integrated inductor and an output capacitor. The output voltage is equal to the average of the duty-cycle modulated rectangular signal. In PWM mode, the switching frequency is constant. The energy per cycle to the load is controlled by modulating the PFET on-time, which controls the peak inductor current. In current mode control architecture, the inductor current is compared with the slope compensated output of the error amplifier. At the rising edge of the clock, the PFET is turned ON, ramping up the inductor current with a slope of  $(V_{IN} - V_{OUT})/L$ . The PFET is ON until the current signal equals the error signal. Then the PFET is turned OFF and NFET is turned ON, ramping down the inductor current with a slope of  $V_{OUT}/L$ . At the next rising edge of the clock, the cycle repeats. An increase of load pulls the output voltage down, resulting in an increase of the error signal. As the error signal goes up, the peak inductor current is increased, elevating the average inductor current and responding to the heavier load. To ensure stability, a slope compensation ramp is subtracted from the error signal and internal loop compensation is provided.

### 7.4.2 Input Undervoltage Detection

The LMZ10500 implements an under voltage lock out (UVLO) circuit to ensure proper operation during startup, shutdown and input supply brownout conditions. The circuit monitors the voltage at the  $V_{IN}$  pin to ensure that sufficient voltage is present to bias the regulator. If the under voltage threshold is not met, all functions of the controller are disabled and the controller remains in a low power standby state.

### 7.4.3 Shutdown Mode

To shutdown the LMZ10500, pull the EN pin low (< 0.5 V). In the shutdown mode all internal circuits are turned OFF.

### 7.4.4 EN Pin Operation

The EN pin is internally pulled up to  $V_{IN}$  through a 790 kΩ (typ.) resistor. This allows the nano module to be enabled by default when the EN pin is left floating. In such cases  $V_{IN}$  will set EN high when  $V_{IN}$  reaches 1.2 V. As the input voltage continues to rise, operation will start once  $V_{IN}$  exceeds the under-voltage lockout (UVLO) threshold. To set EN high externally, pull it up to 1.2 V or higher. Note that the voltage on EN must remain at less than  $V_{IN} + 0.2$  V due to absolute maximum ratings of the device.


## Device Functional Modes (continued)

### 7.4.5 Internal Synchronous Rectification

The LMZ10500 uses an internal NFET as a synchronous rectifier to minimize the switch voltage drop and increase efficiency. The NFET is designed to conduct through its intrinsic body diode during the built-in dead time between the PFET on-time and the NFET on-time. This eliminates the need for an external diode. The dead time between the PFET and NFET connection prevents shoot through current from  $V_{IN}$  to PGND during the switching transitions.

### 7.4.6 High Duty Cycle Operation

The LMZ10500 features a transition mode designed to extend the output regulation range to the minimum possible input voltage. As the input voltage decreases closer and closer to  $V_{OUT}$ , the off-time of the PFET gets smaller and smaller and the duty cycle eventually needs to reach 100% to support the output voltage. The input voltage at which the duty cycle reaches 100% is the edge of regulation. When the LMZ10500 input voltage is lowered, such that the off-time of the PFET reduces to less than 35ns, the LMZ10500 doubles the switching period to extend the off-time for that  $V_{IN}$  and maintain regulation. If  $V_{IN}$  is lowered even more, the off-time of the PFET will reach the 35ns mark again. The LMZ10500 will then reduce the frequency again, achieving less than 100% duty cycle operation and maintaining regulation. As  $V_{IN}$  is lowered even more, the LMZ10500 will continue to scale down the frequency, aiming to maintain at least 35ns off time. Eventually, as the input voltage decreases further, 100% duty cycle is reached. This behavior of extending the  $V_{IN}$  regulation range is illustrated in Figure 12.



**Figure 12. High Duty Cycle Operation and Switching Frequency Reduction**

## 8 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

This section describes a simple design procedure. Alternatively, WEBENCH<sup>®</sup> can be used to create and simulate a design using the LMZ10501. The WEBENCH<sup>®</sup> tool can be accessed from the LMZ10500 product folder at <http://www.ti.com/product/lmz10500>. For designs with typical output voltages (1.2 V, 1.8 V, 2.5 V, 3.3 V), jump to the [Application Curves](#) section for quick reference designs.

### 8.2 Typical Application



**Figure 13. Typical Application Circuit**

#### 8.2.1 Design Requirements

The detailed design procedure is based on the required input and output voltage specifications for the design. The input voltage range of the LMZ10500 is 2.7 V to 5.5 V. The output voltage range is 0.6 V to 3.6 V. The output current capability is 650 mA.

#### 8.2.2 Detailed Design Procedure

##### 8.2.2.1 Setting the Output Voltage

The LMZ10500 provides a fixed 2.35 V  $V_{REF}$  voltage output. As shown in [Figure 13](#) above, a resistive divider formed by  $R_T$  and  $R_B$  sets the  $V_{CON}$  pin voltage level. The  $V_{OUT}$  voltage tracks  $V_{CON}$  and is governed by the following relationship:

$$V_{OUT} = GAIN \times V_{CON}$$

where

- GAIN is 2.5 V/V from  $V_{CON}$  to  $V_{FB}$ . (1)

This equation is valid for output voltages between 0.6 V and 3.6 V and corresponds to  $V_{CON}$  voltage between 0.24 V and 1.44 V, respectively.

##### 8.2.2.1.1 $R_T$ and $R_B$ Selection for Fixed $V_{OUT}$

The parameters affecting the output voltage setting are the  $R_T$ ,  $R_B$ , and the product of the  $V_{REF}$  voltage x GAIN. The  $V_{REF}$  voltage is typically 2.35 V. Since  $V_{CON}$  is derived from  $V_{REF}$  via  $R_T$  and  $R_B$ ,

$$V_{CON} = V_{REF} \times R_B / (R_B + R_T) \tag{2}$$

After substitution,

$$V_{OUT} = V_{REF} \times GAIN \times R_B / (R_B + R_T) \tag{3}$$

## Typical Application (continued)

$$R_T = ( \text{GAIN} \times V_{\text{REF}} / V_{\text{OUT}} - 1 ) \times R_B \quad (4)$$

The ideal product of  $\text{GAIN} \times V_{\text{REF}} = 5.875 \text{ V}$ .

Choose  $R_T$  to be between 80 k $\Omega$  and 300 k $\Omega$ . Then,  $R_B$  can be calculated using [Equation 5](#).

$$R_B = ( V_{\text{OUT}} / ( 5.875\text{V} - V_{\text{OUT}} ) ) \times R_T \quad (5)$$

Note that the resistance of  $R_T$  should be  $\geq 80 \text{ k}\Omega$ . This ensures that the  $V_{\text{REF}}$  output current loading is not exceeded and the reference voltage is maintained. The current loading on  $V_{\text{REF}}$  should not be greater than 30  $\mu\text{A}$ .

### 8.2.2.1.2 Output Voltage Accuracy Optimization

Each nano module is optimized to achieve high  $V_{\text{OUT}}$  accuracy. [Equation 1](#) shows that, by design, the output voltage is a function of the  $V_{\text{CON}}$  voltage and the gain from  $V_{\text{CON}}$  to  $V_{\text{FB}}$ . The voltage at  $V_{\text{CON}}$  is derived from  $V_{\text{REF}}$ . Therefore, as shown in [Equation 3](#), the accuracy of the output voltage is a function of the  $V_{\text{REF}} \times \text{GAIN}$  product as well as the tolerance of the  $R_T$  and  $R_B$  resistors. The typical  $V_{\text{REF}} \times \text{GAIN}$  product by design is 5.875V. Each nano module's  $V_{\text{REF}}$  voltage is trimmed so that this product is as close to the ideal 5.875V value as possible, achieving high  $V_{\text{OUT}}$  accuracy. See [特性](#) for the  $V_{\text{REF}} \times \text{GAIN}$  product tolerance limits.

### 8.2.2.2 Dynamic Output Voltage Scaling

The  $V_{\text{CON}}$  pin on the LMZ10500 can be driven externally by a DAC to scale the output voltage dynamically. The output voltage  $V_{\text{OUT}} = 2.5 \text{ V/V} \times V_{\text{CON}}$ . When driving  $V_{\text{CON}}$  with a source different than  $V_{\text{REF}}$  place a 1.5 k $\Omega$  resistor in series with the  $V_{\text{CON}}$  pin. Current limiting the external  $V_{\text{CON}}$  helps to protect this pin and allows the  $V_{\text{CON}}$  capacitor to be fully discharged to 0 V after fault conditions.

### 8.2.2.3 Integrated Inductor

The LMZ10500 includes an inductor with over 1.2A DC current rating and soft saturation profile for up to 2A. This inductor allows for low package height and provides an easy to use, compact solution with reduced EMI.

### 8.2.2.4 Input and Output Capacitor Selection

The LMZ10500 is designed for use with low ESR multi-layer ceramic capacitors (MLCC) for its input and output filters. Using a 10- $\mu\text{F}$  0603 or 0805 with 6.3-V or 10-V rating ceramic input capacitor typically provides sufficient  $V_{\text{IN}}$  bypass. Use of multiple 4.7- $\mu\text{F}$  or 2.2- $\mu\text{F}$  capacitors can also be considered. Ceramic capacitors with X5R and X7R temperature characteristics are recommended for both input and output filters. These provide an optimal balance between small size, cost, reliability, and performance for space sensitive applications.

The DC voltage bias characteristics of the capacitors must be considered when selecting the DC voltage rating and case size of these components. The effective capacitance of an MLCC is typically reduced by the DC voltage bias applied across its terminals. For example, a typical 0805 case size X5R 6.3-V 10- $\mu\text{F}$  ceramic capacitor may only have 4.8  $\mu\text{F}$  left in it when a 5.0-V DC bias is applied. Similarly, a typical 0603 case size X5R 6.3-V 10- $\mu\text{F}$  ceramic capacitor may only have 2.4  $\mu\text{F}$  at the same 5.0-V DC. Smaller case size capacitors may have even larger percentage drop in value with DC bias.

The optimum output capacitance value is application dependent. Too small output capacitance can lead to instability due to lower loop phase margin. On the other hand, if the output capacitor is too large, it may prevent the output voltage from reaching the 0.375V required voltage level at the end of the startup sequence. In such cases, the output short circuit protection can be engaged and the nano module will enter a hiccup mode as described in the [Output Short Circuit Protection](#) section. [Table 1](#) sets the minimum output capacitance for stability and maximum output capacitance for proper startup for various output voltage settings. Note that the maximum  $C_{\text{OUT}}$  value in [Table 1](#) assumes that the filter capacitance on  $V_{\text{CON}}$  is the maximum recommended value of 1nF and the  $R_T$  resistor value is less than 300k $\Omega$ . Lower  $V_{\text{CON}}$  capacitance can extend the maximum  $C_{\text{OUT}}$  range. There is no great performance benefit in using excessive  $C_{\text{OUT}}$  values.

**Typical Application (continued)**
**Table 1. Output Capacitance Range**

OUTPUT VOLTAGE	MINIMUM C <sub>OUT</sub>	SUGGESTED C <sub>OUT</sub>	MAXIMUM C <sub>OUT</sub>
0.6V	4.7μF	10μF	33μF
1.0V	3.3μF	10μF	33μF
1.2V	3.3μF	10μF	33μF
1.8V	3.3μF	10μF	47μF
2.5V	3.3μF	10μF	68μF
3.3V	3.3μF	10μF	68μF

Use of multiple 4.7-μF or 2.2-μF output capacitors can be considered for reduced effective ESR and smaller output voltage ripple. In addition to the main output capacitor, small 0.1-μF – 0.01-μF parallel capacitors can be used to reduce high frequency noise.

### 8.2.3 Application Curves

#### 8.2.3.1 $V_{OUT} = 1.2\text{ V}$




Figure 14. Schematic  $V_{OUT} = 1.2\text{ V}$




Figure 15. Efficiency  $V_{OUT} = 1.2\text{ V}$




Figure 16. Output Ripple  $V_{OUT} = 1.2\text{ V}$




Figure 17. Load Transient  $V_{OUT} = 1.2\text{ V}$




Figure 18. Line and Load Regulation  $V_{OUT} = 1.2\text{ V}$




Figure 19. DC Current Limit  $V_{OUT} = 1.2\text{ V}$

8.2.3.2  $V_{OUT} = 1.8\text{ V}$




Figure 20. Schematic  $V_{OUT} = 1.8\text{ V}$




Figure 21. Efficiency  $V_{OUT} = 1.8\text{ V}$




Figure 22. Output Ripple  $V_{OUT} = 1.8\text{ V}$




Figure 23. Load Transient  $V_{OUT} = 1.8\text{ V}$




Figure 24. Line and Load Regulation  $V_{OUT} = 1.8\text{ V}$




Figure 25. DC Current Limit  $V_{OUT} = 1.8\text{ V}$

LMZ10500

ZHCS586F –OCTOBER 2011–REVISED FEBRUARY 2015

www.ti.com.cn

8.2.3.3  $V_{OUT} = 2.5\text{ V}$




Figure 26. Schematic  $V_{OUT} = 2.5\text{ V}$




Figure 27. Efficiency  $V_{OUT} = 2.5\text{ V}$




Figure 28. Output Ripple  $V_{OUT} = 2.5\text{ V}$




Figure 29. Load Transient  $V_{OUT} = 2.5\text{ V}$




Figure 30. Line and Load Regulation  $V_{OUT} = 2.5\text{ V}$




Figure 31. DC Current Limit  $V_{OUT} = 2.5\text{ V}$

8.2.3.4  $V_{OUT} = 3.3\text{ V}$




Figure 32. Schematic  $V_{OUT} = 3.3\text{ V}$




Figure 33. Efficiency  $V_{OUT} = 3.3\text{ V}$




Figure 34. Output Ripple  $V_{OUT} = 3.3\text{ V}$




Figure 35. Load Transient  $V_{OUT} = 3.3\text{ V}$




Figure 36. Line and Load Regulation  $V_{OUT} = 3.3\text{ V}$




Figure 37. DC Current Limit  $V_{OUT} = 3.3\text{ V}$

## 9 Power Supply Recommendations

### 9.1 Voltage Range

The voltage of the input supply must not exceed the and the of the LMZ10500.

### 9.2 Current Capability

The input supply must be able to supply the required input current to the LMZ10500 converter. The required input current depends on the application's minimum required input voltage ( $V_{IN-MIN}$ ), the required output power ( $V_{OUT} \times I_{OUT-MAX}$ ), and the converter efficiency ( $\eta$ ).

$$I_{IN} = V_{OUT} \times I_{OUT-MAX} / (V_{IN-MIN} \times \eta)$$

For example, for a design with 5V minimum input voltage, 1.8V output, and 0.5A maximum load, considering 90% conversion efficiency, the required input current at steady state is 0.2A.

### 9.3 Input Connection

Long input connection cables can cause issues with the normal operation of any Buck converter.

#### 9.3.1 Voltage Drops

Using long input wires to connect the supply to the input of any converter adds impedance in series with the input supply. This impedance can cause a voltage drop at the VIN pin of the converter when the output of the converter is loaded. If the input voltage is near the minimum operating voltage, this added voltage drop can cause the converter to drop out or reset. If long wires are used during testing, it is recommended to add some bulk (i.e. electrolytic) capacitance at the input of the converter.

#### 9.3.2 Stability

The added inductance of long input cables together with the ceramic (and low ESR) input capacitor can result in an under damped RLC network at the input of the Buck converter. This can cause oscillations on the input and instability. If long wires are used, it is recommended to add some electrolytic capacitance in parallel with the ceramic input capacitor. The electrolytic capacitor's ESR will improve the damping.

Use an electrolytic capacitor with  $C_{ELECTROLYTIC} \geq 4 \times C_{CERAMIC}$  and  $ESR_{ELECTROLYTIC} \approx \sqrt{L_{CABLE} / C_{CERAMIC}}$

For example, two cables (one for VIN and one for GND), each 1 meter (~3ft) long with ~1.0mm diameter (18AWG), placed 1cm (~0.4in) apart will form a rectangular loop resulting in about 1.2μH of inductance. The inductance in this example can be decreased to almost half if the input wires are twisted. Based on a 10μF ceramic input capacitor, the recommended parallel  $C_{ELECTROLYTIC}$  is  $\geq 40 \mu F$ . Using a 47μF capacitor will be sufficient. The recommended  $ESR_{ELECTROLYTIC} \approx 0.35\Omega$  or larger, based on about 1.2μH of inductance and 10μF of ceramic input capacitance.

See application note [SNVA489](#) for more details on input filter design.

## 10 Layout

### 10.1 Layout Guidelines

The board layout of any DC-DC switching converter is critical for the optimal performance of the design. Bad PCB layout design can disrupt the operation of an otherwise good schematic design. Even if the regulator still converts the voltage properly, the board layout can mean the difference between passing or failing EMI regulations. In a Buck converter, the most critical board layout path is between the input capacitor ground terminal and the synchronous rectifier ground. The loop formed by the input capacitor and the power FETs is a path for the high di/dt switching current during each switching period. This loop should always be kept as short as possible when laying out a board for any Buck converter.

The LMZ10500 integrates the inductor and simplifies the DC-DC converter board layout. Refer to the example layout in [Figure 38](#). There are a few basic requirements to achieve a good LMZ10500 layout.

1. Place the input capacitor  $C_{IN}$  as close as possible to the  $V_{IN}$  and PGND pins.  $V_{IN}$  (pin 7) and PGND (pin 6) on the LMZ10500 are next to each other which makes the input capacitor placement simple.
2. Place the  $V_{CON}$  filter capacitor  $C_{VC}$  and the  $R_B$   $R_T$  resistive divider as close as possible to the  $V_{CON}$  and SGND terminals. The  $C_{VC}$  capacitor (not  $R_B$ ) should be the component closer to the  $V_{CON}$  pin, as shown in [Figure 38](#). This allows for better bypass of the control voltage set at  $V_{CON}$ .
3. Run the feedback trace (from  $V_{OUT}$  to FB) away from noise sources.
4. Connect SGND to a quiet GND plane.
5. Provide enough PCB area for proper heatsinking. Refer to the [Electrical Characteristics](#) table for example  $\theta_{JA}$  values for different board areas. Also, refer to AN-2020 for additional thermal design hints.

Refer to the evaluation board user guide [SNVU313](#) for a complete board layout example.

### 10.2 Layout Example




Figure 38. Example Top Layer Board Layout

### 10.3 Package Considerations

Use the following recommendations when utilizing machine placement :

- Use 1.06 mm (42 mil) or smaller nozzle size. The pick up area is the top of the inductor which is 1.6 mm x 2 mm.
- Soft tip pick and place nozzle is recommended.
- Add 0.05 mm to the component thickness so that the device will be released 0.05mm (2mil) into the solder paste without putting pressure or splashing the solder paste.
- Slow the pick arm when picking the part from the tape and reel carrier and when depositing the IC on the board.
- If the machine releases the component by force, use minimum force or no more than 3 Newtons.

For manual placement:

- Use a vacuum pick up hand tool with soft tip head.
- If vacuum pick up tool is not available, use non-metal tweezers and hold the part by sides.
- Use minimal force when picking and placing the module on the board.
- Using hot air station provides better temperature control and better controlled air flow than a heat gun.
- Go to the video section at [www.ti.com/product/lmz10500](http://www.ti.com/product/lmz10500) for a quick video on how to solder rework the LMZ10500.

## 11 器件和文档支持

### 11.1 文档支持

- 《AN-2162 轻松抑制 DC-DC 转换器中的传导性 EMI》，[SNVA489](#)
- 《LMZ10501SIL 和 LMZ10500SIL SIMPLE SWITCHER® 纳米模块评估板》，[SNVU313](#)

### 11.2 商标

SIMPLE SWITCHER, WEBENCH are registered trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 11.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独立负责满足与其产品及其在应用中使用的 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。


只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独立负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>	通信与电信	<a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>	计算机及周边	<a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>	消费电子	<a href="http://www.ti.com.cn/consumer-apps">www.ti.com.cn/consumer-apps</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>	能源	<a href="http://www.ti.com.cn/energy">www.ti.com.cn/energy</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>	工业应用	<a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>	医疗电子	<a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>
接口	<a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>	安防应用	<a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>
逻辑	<a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>	汽车电子	<a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>
电源管理	<a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>	视频和影像	<a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>		
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>		
OMAP应用处理器	<a href="http://www.ti.com/omap">www.ti.com/omap</a>		
无线连通性	<a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>	德州仪器在线技术支持社区	<a href="http://www.deyisupport.com">www.deyisupport.com</a>

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122  
Copyright © 2016, 德州仪器半导体技术(上海)有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMZ10500SILR	ACTIVE	uSiP	SIL	8	3000	Green (RoHS & no Sb/Br)	Call TI	Level-3-260C-168 HR	-40 to 125	TXN5000EC (500, DH) 9821 0500 0500 9821 DH	
LMZ10500SILT	ACTIVE	uSiP	SIL	8	250	Green (RoHS & no Sb/Br)	Call TI	Level-3-260C-168 HR	-40 to 125	TXN5000EC (500, DH) 9821 0500 0500 9821 DH	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



NQB0008A


POS - 1.425 mm max pkg height

POS




4218283/A 12/2012

- NOTES:
1. DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS IN PARENTHESIS ARE FOR REFERENCE ONLY.
  2. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
  3. DSBGA ON LTCC.
  4. RECOMMEND NON-SOLDER MASK DEFINED LANDING PAD.
  5. CENTER PADS MUST BE SOLDERED TO THE PCB FOR MECHANICAL PERFORMANCE.



RECOMMENDED LAND PATTERN




SOLDERMASK DETAILS  
NOT TO SCALE

NQB0008A

POS - 1.425 mm max pkg height

POS



**RECOMMENDED SOLDERPASTE**  
 CENTER ANCHOR PADS  
 90% PRINTED SOLDER COVERAGE BY AREA

## 重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关 TI 资源。但并未依据禁止反言原则或其他法理授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与美国 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的的应用。在应用内使用产品的行为本身不会配有安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2017 德州仪器半导体技术（上海）有限公司