

# LMZ21701 1A SIMPLE SWITCHER® 纳米模块

## 1 特性

- 集成电感
- 采用 3.5mm x 3.5mm x 1.75mm 微型封装
- **35 mm<sup>2</sup> Solution Size (Single Sided)**
- 结温范围为 -40°C 至 125°C
- 可调输出电压
- 集成补偿
- 可调节软启动功能
- 启动至预偏置负载
- 电源正常状态和使能引脚
- 节能模式无缝转换
- 高达 1000mA 的输出电流
- 输入电压范围为 3V 至 17V
- 输出电压范围为 0.9V 到 6V
- 效率高达 95 %
- 1.5µA 关断电流
- 17µA 静态电流

## 2 应用

- 3.3V、5V、或 12V 输入电压的负载点转换
- 空间受限类应用
- 低压降稳压器 (LDO) 替代产品

## 3 说明

本示例中使用的 LMZ21701 SIMPLE SWITCHER® 纳米模块是一套易于使用的降压 DC-DC 解决方案，在空间受限类应用中能够驱动高达 1000mA 的负载。仅需一个输入电容、一个输出电容、一个软启动电容和两个电阻即可完成基本操作。



典型应用的快速链接:  $V_{OUT} = 1.2\text{ V}$ 、 $V_{OUT} = 1.8\text{ V}$ 、 $V_{OUT} = 2.5\text{ V}$ 、 $V_{OUT} = 3.3\text{ V}$ 、 $V_{OUT} = 5.0\text{ V}$

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
LMZ21701SILT	SIL0008E	3.5mm x 3.5mm

(1) 如需了解所有可用封装, 请见数据表末尾的可订购产品附录。

## 4 简化电路原理图



## 目录

<b>1 特性</b>	1	8.5 Device Functional Modes.....	11
<b>2 应用</b>	1	<b>9 Application and Implementation</b> .....	11
<b>3 说明</b>	1	9.1 Application Information.....	11
<b>4 简化电路原理图</b>	1	9.2 Typical Application .....	11
<b>5 修订历史记录</b>	2	9.3 Do's and Don'ts .....	24
<b>6 Pin Configuration and Functions</b>	3	<b>10 Power Supply Recommendations</b> .....	24
<b>7 Specifications</b>	4	10.1 Voltage Range .....	24
7.1 Absolute Maximum Ratings .....	4	10.2 Current Capability .....	24
7.2 Handling Ratings.....	4	10.3 Input Connection .....	24
7.3 Recommended Operating Conditions.....	4	<b>11 Layout</b> .....	25
7.4 Thermal Information .....	4	11.1 Layout Guidelines .....	25
7.5 Electrical Characteristics.....	5	11.2 Layout Example .....	26
7.6 Typical Characteristics.....	6	<b>12 器件和文档支持</b> .....	29
<b>8 Detailed Description</b>	8	12.1 器件支持 .....	29
8.1 Overview .....	8	12.2 商标 .....	29
8.2 Functional Block Diagram .....	8	12.3 静电放电警告 .....	29
8.3 Package Construction.....	9	12.4 术语表 .....	29
8.4 Feature Description.....	10	<b>13 机械封装和可订购信息</b> .....	29

## 5 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision C (October 2014) to Revision D	Page
• 已更改 数据表状态，从产品预览更改为生产数据 .....	1
• Changed to Final Limits .....	5

Changes from Revision B (August 2014) to Revision C	Page
• 已添加 器件信息和处理额定值表，特性描述，应用与实施布局器件和文档支持以及机械、封装和可订购信息，已将一些曲线移至应用曲线部分 .....	1


Changes from Revision A (October 2013) to Revision B	Page
• 已将数据表更改为最新 TI 标准 .....	1

Changes from Original (August 2012) to Revision A	Page
• 已更改 说明 .....	1

## 6 Pin Configuration and Functions



**Figure 1. LMZ21701 in the SIL0008E Package**



**Table 1. Pin Functions**

<b>PIN</b>		<b>I/O</b>	<b>DESCRIPTION</b>
<b>NAME</b>	<b>NO.</b>		
SS	1	I	Soft-start pin. An external capacitor connected to this pin sets the internal voltage reference ramp time. It can be used for tracking and sequencing.
FB	2	I	Voltage feedback. Connect resistive voltage divider to this pin to set the output voltage.
PG	3	O	Output power good (High = VOUT ready, Low = VOUT below nominal regulation); open drain (requires pull-up resistor; goes low impedance when EN is low).
VOUT	4	O	Output Voltage. Connected to one terminal of the integrated inductor. Connect output filter capacitor between VOUT and PGND.
GND	5	I	Ground for the power MOSFETs and gate-drive circuitry.
VOS	6	I	Output voltage sense pin and connection for the control loop circuitry.
EN	7	I	Enable input (High = enabled, Low = disabled). Internal pull down resistor keeps logic level low if pin is left floating.
VIN	8	I	Supply voltage for control circuitry and power stage.
PAD			Electrically connected to GND. Must be soldered to a ground copper plane to achieve appropriate power dissipation and mechanical reliability.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

	MIN	MAX	UNIT
VIN	-0.3	20	V
EN, SS	-0.3	VIN +0.3 V w/ 20 V max	V
FB, PG, VOS	-0.3	7	V
PG sink current		10	mA
Junction Temperature ( $T_{J-MAX}$ )	-40	125	°C
Maximum Lead Temperature		260	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

### 7.2 Handling Ratings

	MIN	MAX	UNIT
$T_{stg}$	Storage temperature range	-65	150
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	-2000 2000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	-500 500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input Voltage Range	3	17	V
Output Voltage Range	0.9	6.0	V
Recommended Load Current	0	1000	mA
Junction Temperature ( $T_J$ ) Range	-40	125	°C

- (1) Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications, see the [Electrical Characteristics](#) section.

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LMZ21701	UNIT
		SIL0008E	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	42.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	20.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	9.4	
$\Psi_{JT}$	Junction-to-top characterization parameter	1.5	
$\Psi_{JB}$	Junction-to-board characterization parameter	9.3	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.8	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is based on 4 layer board thermal measurements, performed under the conditions and guidelines set forth in the JEDEC standards JESD51-1 to JESD51-11.  $\theta_{JA}$  varies with PCB copper area, power dissipation, and airflow.

## 7.5 Electrical Characteristics<sup>(1)</sup>

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of -40 °C to +125 °C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25$  °C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 12$  V.

PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT	
<b>SYSTEM PARAMETERS</b>						
$I_Q$	Operating quiescent current EN = high, $I_{OUT} = 0$ mA, $T_J = -40$ °C to 85 °C device not switching		17	25	µA	
	EN = high, $I_{OUT} = 0$ mA, $T_J = -40$ °C to 125 °C device not switching		17	28	µA	
$I_{SD}$	Shutdown current EN = low, $T_J = -40$ °C to 85 °C		1.5	4	µA	
	EN = low, $T_J = -40$ °C to 125 °C		1.5	5	µA	
$V_{IN\_UVLO}$	Input under voltage lock out rising threshold		2.8	2.9	3	V
$V_{IN\_UVLO-HYS}$	Input under voltage lock out hysteresis		0.125	0.180	0.260	V
$T_{SD}$	Thermal shutdown	Rising Threshold		160	°C	
$T_{SD-HYST}$	Thermal shutdown hysteresis			30	°C	
<b>CONTROL</b>						
$V_{IH, ENABLE}$	Enable logic HIGH voltage		0.9		V	
$V_{IL, ENABLE}$	Enable logic LOW voltage			0.3	V	
$I_{LKG}$	Input leakage current EN = VIN or GND		0.01	1	µA	
$V_{TH\_PG}$	Power Good threshold voltage Rising (% $V_{OUT}$ )		92 %	95 %	98 %	
	Falling (% $V_{OUT}$ )		87 %	90 %	93 %	
$V_{OL\_PG}$	Power Good output low voltage $I_{PG} = -2$ mA		0.07	0.3	V	
$I_{LKG\_PG}$	Power Good leakage current $V_{PG} = 1.8$ V		1	400	nA	
$I_{SS}$	Softstart Pin source current		2.5	2.84	3.2	µA
<b>POWER STAGE</b>						
$R_{DS(ON)}$	High-Side MOSFET ON Resistance $V_{IN} \geq 6$ V		82		mΩ	
	$V_{IN} = 3$ V		120			
$R_{DS(ON)}$	Low-Side MOSFET ON Resistance $V_{IN} \geq 6$ V		40		mΩ	
	$V_{IN} = 3$ V		50			
$L$	Integrated power inductor value		2.2		µH	
$DCR$	Integrated power inductor DC resistance		92		mΩ	
$I_{CL-HS}$	High-Side MOSFET Current Limit $T_A = 25$ °C		1.4	1.8	2.2	A
$I_{CL-LS}$	Low-Side MOSFET Current Limit $T_A = 25$ °C			1.2		A
$I_{CL-DC}$	Output (DC) current limit $V_{OUT} = 5.0$ V, $T_A = 85$ °C			1.3		A
<b>OUTPUT</b>						
$V_{REF}$	Internal reference voltage	0.7869	0.803	0.8191	V	
$I_{FB}$	Feedback pin leakage current $V_{FB} = 0.8$ V	1	100		nA	
$V_{OUT}$	Light load initial voltage accuracy Power save mode, $C_{OUT} = 22$ µF, $T_A = -40$ °C to 85 °C, 1% FB Resistors	-2.3 %		2.8 %		
$V_{OUT}$	Load regulation $V_{OUT} = 3.3$ V PWM mode operation		0.05 %		/ A	
$V_{OUT}$	Line regulation $3V \leq V_{IN} \leq 17$ V, $V_{OUT} = 3.3$ V, $I_{OUT} = 1000$ mA PWM mode operation		0.02 %		/ V	

(1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

## Electrical Characteristics<sup>(1)</sup> (continued)

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of -40 °C to +125 °C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25$  °C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 12$  V.

PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
<b>SYSTEM CHARACTERISTICS</b>					
$\eta$	$V_{OUT} = 3.3$ V, $I_{OUT} = 1000$ mA	93 %			
	$V_{OUT} = 3.3$ V, $I_{OUT} = 1$ mA	72 %			

## 7.6 Typical Characteristics

Unless otherwise specified the following conditions apply:  $V_{IN} = 12$  V,  $T_A = 25$  °C






Figure 2. Package Thermal Resistance vs. Board Copper Area




$V_{OUT} = 1.2$  V       $T_A = 85$  °C

Figure 3. Power Dissipation




$V_{OUT} = 1.8$  V       $T_A = 85$  °C




$V_{OUT} = 2.5$  V       $T_A = 85$  °C

## Typical Characteristics (continued)


Unless otherwise specified the following conditions apply:  $V_{IN} = 12\text{ V}$ ,  $T_A = 25^\circ\text{C}$




**Figure 6. Power Dissipation**




**Figure 7. Power Dissipation**




**Figure 8. Dropout**



**Figure 9. Dropout**



**Figure 10. Radiated EMI on EVM**



**Figure 11. Conducted EMI on EVM**


## 8 Detailed Description

### 8.1 Overview

The LMZ21701 SIMPLE SWITCHER® Nano Module is an easy-to-use step-down DC-DC solution capable of driving up to 1000 mA load in space-constrained applications. Only an input capacitor, an output capacitor, and two resistors are required for basic operation. The Nano Module comes in 8-pin DFN footprint package with an integrated inductor. The LMZ21701 architecture is based on DCS-Control™ (Direct Control with Seamless Transition into Power Save Mode). This architecture combines the fast transient response and stability of hysteretic type converters along with the accurate DC output regulation of voltage mode and current mode regulators.


The LMZ21701 architecture uses Pulse Width Modulation (PWM) mode for medium and heavy load requirements and Power Save Mode (PSM) at light loads for high efficiency. In PWM mode the switching frequency is controlled over the input voltage range. The value depends on the output voltage setting and is typically reduced at low output voltages to achieve higher efficiency. In PSM the switching frequency decreases linearly with the load current. Since the architecture of the device supports both operation modes (PWM and PSM) in a single circuit building block, the transition between the modes of operation is seamless with minimal effect on the output voltage.

### 8.2 Functional Block Diagram




### 8.3 Package Construction

In order to achieve a small solution size the LMZ21701 Nano Module comes in an innovative MicroSiP™ package. The construction consists of a synchronous buck converter IC embedded inside an FR-4 laminate substrate, with a power inductor mounted on top of the substrate material. See [Figure 12](#) and [Figure 13](#) below. The bottom (landing pads) of the package resemble a typical 8-pin DFN package. See the Mechanical drawings at the end of the datasheet for details on the recommended landing pattern and solder paste stencil information.



**Figure 12. LMZ21701 in the SIL0008E Package**



**Figure 13. LMZ21701 Package Construction Cross Section  
(Illustration Only, Not to Scale)**

## 8.4 Feature Description

### 8.4.1 Input Under Voltage Lockout

The LMZ21701 features input under voltage lockout (UVLO) circuit. It monitors the input voltage level and prevents the device from switching the power MOSFETs if  $V_{IN}$  is not high enough. The typical  $V_{IN}$  UVLO rising threshold is 2.9 V with 180 mV of hysteresis.

### 8.4.2 Enable Input (EN)

The enable pin (EN) is weakly pulled down internally through a 400 k $\Omega$  resistor to keep EN logic low when the pin is floating. The pull-down resistor is not connected when EN is set high. Once the voltage on the enable pin (EN) is set high the Nano Module will start operation. If EN is set low ( $< 0.3$  V) the LMZ21701 will enter shutdown mode. The typical shutdown quiescent current is 1.5  $\mu$ A.

### 8.4.3 Softstart and Tracking Function (SS)

When EN is set high for device operation the LMZ21701 will start switching after 50  $\mu$ s delay and the output voltage will start rising. The  $V_{OUT}$  rising slope is controlled by the external capacitor  $C_{SS}$  connected to the softstart (SS) pin. The Nano Module has a 2.9  $\mu$ A constant current source internally connected to the SS pin to program the softstart time  $T_{SS}$ :

$$T_{SS} = C_{SS} \times 1.25 \text{ V} / 2.9 \mu\text{A} \quad (1)$$

The softstart capacitor voltage is reset to zero volts when EN is pulled low and when the thermal protection is active.

If tracking function is desired, the SS pin can be used to track external voltage. If the applied external tracking voltage is between 100 mV and 1.2 V, the FB voltage will follow SS according to the following relationship:

$$V_{FB} = 0.64 \times V_{SS} \quad (2)$$

### 8.4.4 Power Good Function (PG)

The LMZ21701 features a power good function which can be used for sequencing of multiple rails. The PG pin is an open-drain output and requires a pull-up resistor  $R_{PG}$  to  $V_{OUT}$  (or any other external voltage less than 7 V). When the Nano Module is enabled and UVLO is satisfied, the power good function starts monitoring the output voltage. The PG pin is kept at logic low if the output has not reached the proper regulation voltage. Refer to the [Electrical Characteristics](#) table for the PG voltage thresholds. The PG pin can sink 2 mA of current which sets the minimum limit of the  $R_{PG}$  resistance value:

$$R_{PG-MIN} = V_{PULL-UP} / 2 \text{ mA} \quad (3)$$

The PG pin goes low impedance if the device is disabled or the thermal protection is active.

### 8.4.5 Output Voltage Setting

The output voltage of the LMZ21701 is set by a resistive divider from  $V_{OUT}$  to GND, connected to the feedback (FB) pin. The output voltage can be set between 0.9 V and 6 V. The voltage at the FB pin is regulated to 0.8 V. The recommended minimum divider current is 2  $\mu$ A. This sets a maximum limit on the bottom feedback resistor  $R_{FB-B}$ . Its value should not exceed 400 k $\Omega$ . The top feedback resistor  $R_{FB-T}$  can be calculated using the following formula:

$$R_{FB-T} = R_{FB-B} \times (V_{OUT} / 0.8 - 1) \quad (4)$$

### 8.4.6 Output Current Limit and Output Short Circuit Protection

The LMZ21701 has integrated protection against heavy loads and output short circuit events. Both, the high-side FET and low-side FET have current monitoring circuitry. If the current limit threshold of the high-side FET is reached, the high-side FET will be turned off and the low-side FET will be turned on to ramp down the inductor current. Once the current through the low-side FET has decreased below a safe level, the high-side device will be allowed to turn on again. The actual DC output current depends on the input voltage, output voltage, and switching frequency. Refer to the [Application Curves](#) section for more information.

## Feature Description (continued)

### 8.4.7 Thermal Protection

The nano module monitors its junction temperature ( $T_j$ ) and shuts itself off if it gets too hot. The thermal shutdown threshold for the junction is typically 160 °C. Both, high-side and low-side FETs are turned off until the junction temperature has decreased under the hysteresis level, typically 30 °C below the shutdown temperature.

## 8.5 Device Functional Modes

### 8.5.1 PWM Mode Operation

The LMZ21701 operates in PWM mode when the output current is greater than half the inductor ripple current. The frequency variation in PWM mode is controlled and depends on the  $V_{IN}$  and  $V_{OUT}$  settings. Refer to the [Application Curves](#) section for switching frequency graphs for several typical output voltage settings. As the load current is decreased and the valley of the inductor current ripple reaches 0 A the device enters PSM operation to maintain high efficiency.

### 8.5.2 PSM Operation

Once the load current decreases and the valley of the inductor current reaches 0 A, the LMZ21701 will transition to Power Save Mode of operation. The device will remain in PSM as long as the inductor current is discontinuous. The switching frequency will decrease linearly with the load current. If  $V_{IN}$  decreases to about 15 % above  $V_{OUT}$  the device will not enter PSM and will maintain output regulation in PWM mode.

## 9 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The LMZ21701 is a step down DC-to-DC converter. It is used to convert higher DC voltage to a regulated lower DC voltage with maximum load current of 1 A. The following design procedure can be used to select components for the LMZ21701. Alternatively, the WEBENCH® software can be used to select from a large database of components, run electrical simulations, and optimize the design for specific performance. Please go to [webench.ti.com](http://webench.ti.com) to access the WEBENCH® tool.

### 9.2 Typical Application

For a quick start, the following component values can be used as a design starting point for several typical output voltage rails and 1 A of output load current.



**Figure 14. Typical Applications Circuit**

COMPONENT VALUES FOR $V_{OUT}=1.2V$			
$C_{IN}$	$22\mu F$	$\geq 25V$	X7R or X5R
$C_{OUT}$	$22\mu F$	$\geq 10V$	X7R or X5R
$C_{SS}$	$3300pF$	$\geq 10V$	X7R or X5R
$R_{FBT}$	$41.2k\Omega$	1%	
$R_{FBB}$	$82.5k\Omega$	1%	
$R_{PG}$	$10k\Omega$	1%	

**Figure 15. External Component Values ( $V_{OUT} = 1.2V$ )**

## Typical Application (continued)

COMPONENT VALUES FOR V <sub>OUT</sub> =1.8V			
C <sub>IN</sub>	22 $\mu$ F	$\geq$ 25V	X7R or X5R
C <sub>OUT</sub>	22 $\mu$ F	$\geq$ 10V	X7R or X5R
C <sub>SS</sub>	3300pF	$\geq$ 10V	X7R or X5R
R <sub>FBT</sub>	147k $\Omega$	1%	
R <sub>FB2B</sub>	118k $\Omega$	1%	
R <sub>PG</sub>	10k $\Omega$	1%	

**Figure 16. External Component Values (V<sub>OUT</sub> = 1.8 V)**

COMPONENT VALUES FOR V <sub>OUT</sub> =2.5V			
C <sub>IN</sub>	22 $\mu$ F	$\geq$ 25V	X7R or X5R
C <sub>OUT</sub>	22 $\mu$ F	$\geq$ 10V	X7R or X5R
C <sub>SS</sub>	3300pF	$\geq$ 10V	X7R or X5R
R <sub>FBT</sub>	357k $\Omega$	1%	
R <sub>FB2B</sub>	169k $\Omega$	1%	
R <sub>PG</sub>	10k $\Omega$	1%	

**Figure 17. External Component Values (V<sub>OUT</sub> = 2.5 V)**

COMPONENT VALUES FOR V <sub>OUT</sub> =3.3V			
C <sub>IN</sub>	22 $\mu$ F	$\geq$ 25V	X7R or X5R
C <sub>OUT</sub>	22 $\mu$ F	$\geq$ 10V	X7R or X5R
C <sub>SS</sub>	3300pF	$\geq$ 10V	X7R or X5R
R <sub>FBT</sub>	1.21M $\Omega$	1%	
R <sub>FB2B</sub>	383k $\Omega$	1%	
R <sub>PG</sub>	10k $\Omega$	1%	

**Figure 18. External Component Values (V<sub>OUT</sub> = 3.3 V)**

COMPONENT VALUES FOR V <sub>OUT</sub> =5.0V			
C <sub>IN</sub>	22 $\mu$ F	$\geq$ 25V	X7R or X5R
C <sub>OUT</sub>	22 $\mu$ F	$\geq$ 10V	X7R or X5R
C <sub>SS</sub>	3300pF	$\geq$ 10V	X7R or X5R
R <sub>FBT</sub>	232k $\Omega$	1%	
R <sub>FB2B</sub>	44.2k $\Omega$	1%	
R <sub>PG</sub>	10k $\Omega$	1%	

**Figure 19. External Component Values (V<sub>OUT</sub> = 5.0 V)**

### 9.2.1 Design Requirements

The design procedure requires a few typical design parameters. See [Table 2](#) below.

**Table 2. Design Parameters**

Design Parameter	Value
Input Voltage (V <sub>IN</sub> )	Range from 3.0 V to 17 V
Output Voltage (V <sub>OUT</sub> )	Range from 0.9 V to 6 V
Output Current (I <sub>OUT</sub> )	Up to 1000 mA
Softstart time (T <sub>SS</sub> )	Minimum of 0.5 ms recommended

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Input Capacitor (C<sub>IN</sub>)

Low ESR multi-layer ceramic capacitors (MLCC) are recommended for the input capacitor of the LMZ21701. Using a  $\geq 10 \mu\text{F}$  ceramic input capacitor in  $\geq 0805$  (2012 metric) case size with 25 V rating typically provides sufficient VIN bypass. Use of multiple capacitors can also be considered. Ceramic capacitors with X5R and X7R temperature characteristics are recommended. These provide an optimal balance between small size, cost, reliability, and performance for applications with limited space. The DC voltage bias characteristics of the capacitors must be considered when selecting the DC voltage rating and case size of these components. The effective capacitance of an MLCC is typically reduced by the DC voltage bias applied across its terminals. Selecting a part with larger capacitance, larger case size, or higher voltage rating can compensate for the capacitance loss due to the DC voltage bias effect. For example, a 10  $\mu\text{F}$ , X7R, 25 V rated capacitor used under 12V DC bias may have approximately 8  $\mu\text{F}$  effective capacitance in a 1210 (3225 metric) case size and about 6  $\mu\text{F}$  in a 1206 (3216 metric) case size. As another example, a 10  $\mu\text{F}$ , X7R, 16 V rated capacitor in a 1210 (3225 metric) case size used at 12 V DC bias may have approximately 5.5  $\mu\text{F}$  effective capacitance. Check the capacitor specifications published by the manufacturer.

### **9.2.2.2 Output Capacitor ( $C_{OUT}$ )**

Similarly to the input capacitor, it is recommended to use low ESR multi-layer ceramic capacitors for  $C_{OUT}$ . Ceramic capacitors with X5R and X7R temperature characteristics are recommended. Use 10  $\mu$ F or larger value and consider the DC voltage bias characteristics of the capacitor when choosing the case size and voltage rating. For stability, the output capacitor should be in the 10  $\mu$ F – 200  $\mu$ F effective capacitance range.

### **9.2.2.3 Softstart Capacitor ( $C_{SS}$ )**

The softstart capacitor is chosen according to the desired softstart time. As described in the [Softstart and Tracking Function](#) section the softstart time  $T_{SS} = C_{SS} \times 1.25 \text{ V} / 2.9 \mu\text{A}$ .

A minimum  $C_{SS}$  value of 1000 pF is required for monotonic  $V_{OUT}$  ramp up.

### **9.2.2.4 Power Good Resistor ( $R_{PG}$ )**

If the Power Good function is used, a pull up resistor  $R_{PG}$  is necessary from the PG pin to an external pull-up voltage.

The minimum  $R_{PG}$  value is restricted by the pull down current capability of the internal pull down device.

$$R_{PG-MIN} = V_{PULL-UP} / 2 \text{ mA} \quad (5)$$

The maximum  $R_{PG}$  value is based on the maximum PG leakage current and the minimum “logic high” level system requirements:

$$R_{PG-MAX} = (V_{PULL-UP} - V_{LOGIC-HIGH}) / I_{LKG\_PG} \quad (6)$$

### **9.2.2.5 Feedback Resistors ( $R_{FBB}$ and $R_{FBT}$ )**

The feedback resistors  $R_{FBT}$  and  $R_{FBT}$  set the desired output voltage. Choose  $R_{FBT}$  less than 400 k $\Omega$  and calculate the value for  $R_{FBT}$  using the following formula:

$$R_{FBT} = R_{FBT} \times (V_{OUT} / 0.8 - 1) \quad (7)$$

## 9.2.3 Application Curves

### 9.2.3.1 $V_{OUT} = 1.2 \text{ V}$




Figure 20. Typical Applications Circuit

COMPONENT VALUES FOR $V_{OUT}=1.2 \text{ V}$			
$C_{IN}$	$22\mu\text{F}$	$\geq 25\text{V}$	X7R or X5R
$C_{OUT}$	$22\mu\text{F}$	$\geq 10\text{V}$	X7R or X5R
$C_{SS}$	$3300\text{pF}$	$\geq 10\text{V}$	X7R or X5R
$R_{FBT}$	$41.2\text{k}\Omega$	1%	
$R_{FBB}$	$82.5\text{k}\Omega$	1%	
$R_{PG}$	$10\text{k}\Omega$	1%	

Figure 21. External Component Values  
( $V_{OUT} = 1.2 \text{ V}$ )




Figure 22. Efficiency  $V_{OUT} = 1.2 \text{ V}$




Figure 23. Power Dissipation  $V_{OUT} = 1.2 \text{ V}$




Figure 24. Load Transient  $V_{OUT} = 1.2 \text{ V}$







Figure 25. Startup  $V_{OUT} = 1.2 \text{ V}$




**Figure 26. 20 MHz Oscilloscope Bandwidth  
Output Voltage Ripple  $V_{OUT} = 1.2 \text{ V}$**




**Figure 27. 500 MHz Oscilloscope Bandwidth, 3x1000 pF additional output capacitance  
Output Voltage Ripple and HF Noise  $V_{OUT} = 1.2 \text{ V}$**




**Figure 28. Typical Switching Frequency at 1000 mA Load  
 $V_{OUT} = 1.2 \text{ V}$**



**Figure 29. Typical Current Limit  $V_{OUT} = 1.2 \text{ V}$ ,  $T_A = 85^\circ\text{C}$**



**Figure 30. Line and Load Regulation  $V_{OUT} = 1.2 \text{ V}$**



**Figure 31. Thermal Derating for  $\theta_{JA} = 47^\circ\text{C}/\text{W}$ ,  $V_{OUT} = 1.2 \text{ V}$**

### 9.2.3.2 $V_{OUT} = 1.8 \text{ V}$










Figure 32. Typical Applications Circuit

COMPONENT VALUES FOR $V_{OUT}=1.8\text{V}$		
$C_{IN}$	$22\mu\text{F}$	$\geq 25\text{V}$ X7R or X5R
$C_{OUT}$	$22\mu\text{F}$	$\geq 10\text{V}$ X7R or X5R
$C_{SS}$	$3300\text{pF}$	$\geq 10\text{V}$ X7R or X5R
$R_{FBT}$	$147\text{k}\Omega$	1%
$R_{FBB}$	$118\text{k}\Omega$	1%
$R_{PPG}$	$10\text{k}\Omega$	1%


Figure 33. External Component Values  
( $V_{OUT} = 1.8 \text{ V}$ )Figure 34. Efficiency  $V_{OUT} = 1.8 \text{ V}$ Figure 35. Power Dissipation  $V_{OUT} = 1.8 \text{ V}$ Figure 36. Load Transient  $V_{OUT} = 1.8 \text{ V}$ Figure 37. Startup  $V_{OUT} = 1.8 \text{ V}$




**Figure 38. 20 MHz Oscilloscope Bandwidth  
Output Voltage Ripple V<sub>OUT</sub> = 1.8 V**




**Figure 39. 500 MHz Oscilloscope Bandwidth, 3x1000 pF additional output capacitance  
Output Voltage Ripple and HF Noise V<sub>OUT</sub> = 1.8 V**




**Figure 40. Typical Switching Frequency at 1000 mA Load  
V<sub>OUT</sub> = 1.8 V**



**Figure 41. Typical Current Limit V<sub>OUT</sub> = 1.8 V, T<sub>A</sub> = 85 °C**



**Figure 42. Line and Load Regulation V<sub>OUT</sub> = 1.8 V**



**Figure 43. Thermal Derating for θ<sub>JA</sub> = 47°C/W V<sub>OUT</sub> = 1.8 V**

### 9.2.3.3 $V_{OUT} = 2.5\text{ V}$










Figure 44. Typical Applications Circuit

COMPONENT VALUES FOR $V_{OUT}=2.5\text{ V}$		
$C_{IN}$	$22\mu\text{F}$	$\geq 25\text{V}$ X7R or X5R
$C_{OUT}$	$22\mu\text{F}$	$\geq 10\text{V}$ X7R or X5R
$C_{SS}$	$3300\text{pF}$	$\geq 10\text{V}$ X7R or X5R
$R_{FBT}$	$357\text{k}\Omega$	1%
$R_{FBB}$	$169\text{k}\Omega$	1%
$R_{PG}$	$10\text{k}\Omega$	1%


Figure 45. External Component Values  
( $V_{OUT} = 2.5\text{ V}$ )Figure 46. Efficiency  $V_{OUT} = 2.5\text{ V}$ Figure 47. Power Dissipation  $V_{OUT} = 2.5\text{ V}$ Figure 48. Load Transient  $V_{OUT} = 2.5\text{ V}$ Figure 49. Startup  $V_{OUT} = 2.5\text{ V}$




**Figure 50. 20MHz Oscilloscope Bandwidth  
Output Voltage Ripple  $V_{OUT} = 2.5$  V**




**Figure 51. 500 MHz Oscilloscope Bandwidth, 3x1000 pF  
additional output capacitance  
Output Voltage Ripple and HF Noise  $V_{OUT} = 2.5$  V**




**Figure 52. Typical Switching Frequency at 1000 mA Load  
 $V_{OUT} = 2.5$  V**



**Figure 53. Typical Current Limit  $V_{OUT} = 2.5$  V,  $T_A = 85$  °C**



**Figure 54. Line and Load Regulation  $V_{OUT} = 2.5$  V**



**Figure 55. Thermal Derating for  $\theta_{JA} = 47$  °C/W,  $V_{OUT} = 2.5$  V**

### 9.2.3.4 $V_{OUT} = 3.3\text{ V}$










Figure 56. Typical Applications Circuit

COMPONENT VALUES FOR $V_{OUT}=3.3\text{ V}$		
$C_{IN}$	$22\mu\text{F}$	$\geq 25\text{V}$ X7R or X5R
$C_{OUT}$	$22\mu\text{F}$	$\geq 10\text{V}$ X7R or X5R
$C_{SS}$	$3300\text{pF}$	$\geq 10\text{V}$ X7R or X5R
$R_{FBT}$	$1.21\text{M}\Omega$	1%
$R_{FBB}$	$383\text{k}\Omega$	1%
$R_{PG}$	$10\text{k}\Omega$	1%


Figure 57. External Component Values  
( $V_{OUT} = 3.3\text{ V}$ )Figure 58. Efficiency  $V_{OUT} = 3.3\text{ V}$ Figure 59. Power Dissipation  $V_{OUT} = 3.3\text{ V}$ Figure 60. Load Transient  $V_{OUT} = 3.3\text{ V}$ Figure 61. Startup  $V_{OUT} = 3.3\text{ V}$




**Figure 62. 20 MHz Oscilloscope Bandwidth  
Output Voltage Ripple V<sub>OUT</sub> = 3.3 V**




**Figure 63. 500 MHz Oscilloscope Bandwidth, 3x1000 pF  
additional output capacitance  
Output Voltage Ripple and HF Noise V<sub>OUT</sub> = 3.3 V**




**Figure 64. Typical Switching Frequency at 1000 mA Load  
V<sub>OUT</sub> = 3.3 V**



**Figure 65. Typical Current Limit V<sub>OUT</sub> = 3.3 V, T<sub>A</sub> = 85 °C**



**Figure 66. Line and Load Regulation V<sub>OUT</sub> = 3.3 V**



**Figure 67. Thermal Derating for θ<sub>JA</sub> = 47 °C/W, V<sub>OUT</sub> = 3.3 V**

### 9.2.3.5 $V_{OUT} = 5.0 \text{ V}$









Figure 68. Typical Applications Circuit

COMPONENT VALUES FOR $V_{OUT}=5.0\text{V}$		
$C_{IN}$	$22\mu\text{F}$	$\geq 25\text{V}$ X7R or X5R
$C_{OUT}$	$22\mu\text{F}$	$\geq 10\text{V}$ X7R or X5R
$C_{SS}$	$3300\text{pF}$	$\geq 10\text{V}$ X7R or X5R
$R_{FBT}$	$232\text{k}\Omega$	1%
$R_{FBB}$	$44.2\text{k}\Omega$	1%
$R_{PG}$	$10\text{k}\Omega$	1%


Figure 69. External Component Values  
( $V_{OUT} = 5.0 \text{ V}$ )Figure 70. Efficiency  $V_{OUT} = 5.0 \text{ V}$ Figure 71. Power Dissipation  $V_{OUT} = 5.0 \text{ V}$ Figure 72. Load Transient  $V_{OUT} = 5.0 \text{ V}$ Figure 73. Startup  $V_{OUT} = 5.0 \text{ V}$




**Figure 74. 20MHz Oscilloscope Bandwidth  
Output Voltage Ripple  $V_{OUT} = 5.0$  V**




**Figure 75. 500 MHz Oscilloscope Bandwidth, 3x1000 pF  
additional output capacitance  
Output Voltage Ripple and HF Noise  $V_{OUT} = 5.0$  V**




**Figure 76. Typical Switching Frequency at 1000 mA Load  
 $V_{OUT} = 5.0$  V**



**Figure 77. Typical Current Limit  $V_{OUT} = 5.0$  V,  $T_A = 85$  °C**



**Figure 78. Line and Load Regulation  $V_{OUT} = 5.0$  V**



**Figure 79. Thermal Derating for  $\theta_{JA} = 47$  °C/W,  $V_{OUT} = 5.0$  V**

### 9.3 Do's and Don'ts

- DO NOT exceed the [Absolute Maximum Ratings](#).
- DO NOT exceed the [Recommended Operating Conditions](#).
- DO NOT exceed the [Handling Ratings](#).
- DO follow the [Detailed Design Procedure](#).
- DO follow the PCB [Layout Guidelines](#) and [Layout Example](#).
- DO follow the [Power Supply Recommendations](#).
- DO visit the [TI E2E Community Support Forum](#) to have your questions answered and designs reviewed.

## 10 Power Supply Recommendations

### 10.1 Voltage Range

The voltage of the input supply must not exceed the [Absolute Maximum Ratings](#) and the [Recommended Operating Conditions<sup>\(1\)</sup>](#) of the LMZ21701.

### 10.2 Current Capability

The input supply must be able to supply the required input current to the LMZ21701 converter. The required input current depends on the application's minimum required input voltage ( $V_{IN-MIN}$ ), the required output power ( $V_{OUT} \times I_{OUT-MAX}$ ), and the converter efficiency ( $\eta$ ).

$$I_{IN} = V_{OUT} \times I_{OUT-MAX} / (V_{IN-MIN} \times \eta)$$

For example, for a design with 10 V minimum input voltage, 5 V output, and 1.0 A maximum load, considering 90 % conversion efficiency, the required input current is 0.556 A.

### 10.3 Input Connection

Long input connection cables can cause issues with the normal operation of any buck converter.

#### 10.3.1 Voltage Drops

Using long input wires to connect the supply to the input of any converter adds impedance in series with the input supply. This impedance can cause a voltage drop at the  $V_{IN}$  pin of the converter when the output of the converter is loaded. If the input voltage is near the minimum operating voltage, this added voltage drop can cause the converter to drop out or reset. If long wires are used during testing, it is recommended to add some bulk (i.e. electrolytic) capacitance at the input of the converter.

#### 10.3.2 Stability

The added inductance of long input cables together with the ceramic (and low ESR) input capacitor can result in an under damped RLC network at the input of the Buck converter. This can cause oscillations on the input and instability. If long wires are used, it is recommended to add some electrolytic capacitance in parallel with the ceramic input capacitor. The electrolytic capacitor's ESR will improve the damping.

Use an electrolytic capacitor with  $C_{ELECTROLYTIC} \geq 4 \times C_{CERAMIC}$  and  $ESR_{ELECTROLYTIC} \approx \sqrt{(L_{CABLE} / C_{CERAMIC})}$

For example, two cables (one for  $V_{IN}$  and one for GND), each 1 meter (~3 ft) long with ~1.0 mm diameter (18 AWG), placed 1 cm (~0.4 in) apart will form a rectangular loop resulting in about 1.2  $\mu$ H of inductance. The inductance in this example can be decreased to almost half if the input wires are twisted. Based on a 22  $\mu$ F ceramic input capacitor, the recommended parallel  $C_{ELECTROLYTIC}$  is  $\geq 88 \mu$ F. Using a 100  $\mu$ F capacitor will be sufficient. The recommended  $ESR_{ELECTROLYTIC} \approx 0.23 \Omega$  or larger, based on about 1.2  $\mu$ H of inductance and 22  $\mu$ F of ceramic input capacitance.

See application note [SNVA489C](#) for more details on input filter design.

(1) Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications, see the [Electrical Characteristics](#) section.

## 11 Layout

### 11.1 Layout Guidelines

The PCB layout is critical for the proper operation of any DC-DC switching converter. Although using modules can simplify the PCB layout process, care should still be taken to minimize the inductance in the high di/dt loops and to protect sensitive nodes. The following guidelines should be followed when designing a board layout with the LMZ21701:

#### 11.1.1 Minimize the High di/dt Loop Area

The input capacitor, the V<sub>IN</sub> terminal, and the GND terminal of the LMZ21701 form a high di/dt loop. Place the input capacitor as close as possible to the VIN and GND terminals of the module IC. This minimizes the area of the high di/dt loop and results in lower inductance in the switching current path. Lower inductance in the switching current path translates to lower voltage spikes on the internal switch node and lower noise on the output voltage. Make the copper traces between the input capacitor and the VIN and GND terminals wide and short for better current handling and minimized parasitic inductance.

#### 11.1.2 Protect the Sensitive Nodes in the Circuit

The feedback node is a sensitive circuit which can pick up noise. Make the feedback node as small as possible. This can be achieved by placing the feedback divider as close as possible to the IC. Use thin traces to the feedback pin in order to minimize the parasitic capacitance to other nodes. The feedback network carries very small current and thick traces are not necessary. Another sensitive node to protect is the VOS pin. Use a thin and short trace from the V<sub>OUT</sub> terminal of the output capacitor to the VOS pin. The VOS pin is right next to the GND terminal. For very noisy systems, a small (0402 or 0201) 0.1  $\mu$ F capacitor can be placed from VOS to GND to filter high frequency noise on the VOS line.


#### 11.1.3 Provide Thermal Path and Shielding

Using the available layers in the PCB can help provide additional shielding and improved thermal performance. Large unbroken GND copper areas provide good thermal and return current paths. Flood unused PCB area with GND copper. Use thermal vias to connect the GND copper between layers.

The required board area for proper thermal dissipation can be estimated using the power dissipation curves for the desired output voltage and the package thermal resistance vs. board area curve. Refer to the power dissipation graphs in the [Typical Characteristics](#) section. Using the power dissipation ( $P_{DISS}$ ) for the designed input and output voltage and the max operating ambient temperature  $T_A$  for the application, estimate the required thermal resistance  $R_{θJA}$  with the following expression.

$$R_{θJA - REQUIRED} \leq (125 °C - T_A) / P_{DISS} \quad (8)$$

Then use [Figure 80](#) to estimate the board copper area required to achieve the calculated thermal resistance.



**Figure 80. Package Thermal Resistance vs. Board Copper Area**

## Layout Guidelines (continued)

For example, for a design with 12 V input and 5 V output and 1 A load the power dissipation according to [Figure 7](#) is 0.53 W.

For 85 °C ambient temperature, the  $R_{\theta JA-REQUIRED}$  is  $\leq (125 \text{ } ^\circ\text{C} - 85 \text{ } ^\circ\text{C}) / 0.53 \text{ W}$ , or  $\leq 75 \text{ } ^\circ\text{C/W}$ . Looking at [Figure 80](#) the minimum copper area required to achieve this thermal resistance with a 4-layer board and 70  $\mu\text{m}$  (2 oz) copper is approximately 3  $\text{cm}^2$ .

### 11.2 Layout Example

The following example is for a 4-layer board. Layers 2 and 4 provide additional shielding and thermal path. If a 2-layer board is used, apply the Layer 1 and Layer 3 copper patterns for the top and bottom layers, respectively.

## Layout Example (continued)




Figure 81. Layout example

## Layout Example (continued)

### 11.2.1 High Density Layout Example for Space Constrained Applications

#### 11.2.1.1 35 mm<sup>2</sup> Solution Size (Single Sided)

The following layout example uses 0805 case size components for the input and output capacitors and 0402 case size components for the rest of the passives.




Figure 82. 35 mm<sup>2</sup> Solution Size (Single Sided)

## 12 器件和文档支持

### 12.1 器件支持

如需问题解答和设计检查, 请访问[德州仪器 \(TI\) E2E 社区支持论坛](#)。

### 12.2 商标

DCS-Control, MicroSiP are trademarks of Texas Instruments.

SIMPLE SWITCHER, WEBENCH are registered trademarks of Texas Instruments.

### 12.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时, 应将导线一起截短或将装置放置于导电泡棉中, 以防止 MOS 门极遭受静电损伤。

### 12.4 术语表

[SLYZ022 — TI 术语表](#)。

这份术语表列出并解释术语、首字母缩略词和定义。

## 13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本, 请查阅左侧的导航栏。

## 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独自负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI不承担任何责任。

产品	应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>
接口	<a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>
逻辑	<a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>
电源管理	<a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>
OMAP应用处理器	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
无线连通性	<a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>
	德州仪器在线技术支持社区 <a href="http://www.deyisupport.com">www.deyisupport.com</a>

邮寄地址: 上海市浦东新区世纪大道1568 号, 中建大厦32 楼邮政编码: 200122  
Copyright © 2015, 德州仪器半导体技术 (上海) 有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMZ21701SILR	ACTIVE	uSiP	SIL	8	3000	Green (RoHS & no Sb/Br)	Call TI	Level-3-260C-168 HR	-40 to 125	TXN7203EC EA 7485 1701 1701 7485 EA	<span style="background-color: red; color: white;">Samples</span>
LMZ21701SILT	ACTIVE	uSiP	SIL	8	250	Green (RoHS & no Sb/Br)	Call TI	Level-3-260C-168 HR	-40 to 125	TXN7203EC EA 7485 1701 1701 7485 EA	<span style="background-color: red; color: white;">Samples</span>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

## PACKAGE OPTION ADDENDUM

25-Oct-2016

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## 重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够（1）预见故障的危险后果，（2）监视故障及其后果，以及（3）降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会配有任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2017 德州仪器半导体技术（上海）有限公司