

Is Now Part of



# **ON Semiconductor**®

# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an equif prese



## November 2007

# FSQ110 Green Mode Fairchild Power Switch (FPS™)

## Features

- Internal Avalanche-Rugged 650V SenseFET
- Consumes only 0.65W at 230 V<sub>AC</sub> & 0.3W Load with Burst-Mode Operation
- Precision Fixed Operating Frequency: 100kHz
- Internal Start-up Circuit and Built-in Soft-Start
- Pulse-by-Pulse Current Limiting and Auto-Restart Mode
- Over-Voltage Protection (OVP), Overload Protection (OLP), Internal Thermal Shutdown Function (TSD)
- Under-Voltage Lockout (UVLO)
- Low Operating Current: 3mA
- Adjustable Peak Current Limit

# Applications

SMPS for STB, Low-cost DVD

# **Related Application Notes**

- AN-4134: Design Guidelines for Off-line Forward Converters Using Fairchild Power Switch (FPS<sup>™</sup>)
- <u>AN-4137: Design Guidelines for Off-line Flyback</u> <u>Converters Using Fairchild Power Switch (FPS™)</u>
- <u>AN-4141: Troubleshooting and Design Tips for</u> <u>Fairchild Power Switch (FPS<sup>TM</sup>) Flyback Applications</u>
  <u>AN 4147: Design Cuidelines for PCD Spublics of</u>
- AN-4147: Design Guidelines for RCD Snubber of Flyback

## Description

The FSQ110 consists of an integrated, current-mode, Pulse Width Modulator (PWM) and an avalanche-rugged 650V SenseFET. It is specifically designed for highperformance off-line Switch-Mode Power Supplies (SMPS) with minimal external components.

The integrated PWM controller features include: a fixedfrequency generating oscillator, Under-Voltage Lockout (UVLO) protection, Leading-Edge Blanking (LEB), an optimized gate turn-on/turn-off driver, Thermal Shutdown (TSD) protection, and temperaturecompensated precision current sources for loop compensation and fault protection circuitry.

Compared to a discrete MOSFET and controller or RCC switching converter solution, the FSQ110 reduces total component count, design size, and weight while increasing efficiency, productivity, and system reliability. These devices provide a basic platform that is well suited for the design of cost-effective flyback converters.



## **Ordering Information**

Product Number	Package	Marking Code	BV <sub>DSS</sub>	fosc	R <sub>DS(ON)</sub> (MAX.)
FSQ110	8DIP	Q110	650V	100kHz	19Ω

All package are lead free per JEDEC: J-STD-020B standard.

FPS<sup>™</sup> is a trademark of Fairchild Semiconductor Corporation.



Figure 1. Typical Flyback Application

# Output Power Table<sup>(1)</sup>

Product	230V <sub>AC</sub> ±15% <sup>(2)</sup> 85–265V <sub>AC</sub>			65V <sub>AC</sub>
	Adapter <sup>(3)</sup>	Open Frame <sup>(4)</sup>	Adapter <sup>(3)</sup>	Open Frame <sup>(4)</sup>
FSQ110	11W	17W	8W	12W

## Notes:

- 1. The maximum output power can be limited by junction temperature.
- 2. 230  $V_{AC}$  or 100/115  $V_{AC}$  with doubler.
- 3. Typical continuous power in a non-ventilated enclosed adapter with sufficient drain pattern as a heat sink, at 50°C ambient.
- 4. Maximum practical continuous power in an open-frame design with sufficient drain pattern as a heat sink, at 50°C ambient.

# Internal Block Diagram



# **Pin Configuration**



Figure 3. Pin Configuration (Top View)

# **Pin Definitions**

Pin #	Name	Description
1	GND	Ground. SenseFET source terminal on primary side and internal control ground.
2	V <sub>CC</sub>	<b>Power Supply.</b> Positive supply voltage input. Although connected to an auxiliary transformer winding, current is supplied from pin 5 (V <sub>str</sub> ) via an internal switch during start-up (see Figure 2). It is not until V <sub>CC</sub> reaches the UVLO upper threshold (12V) that the internal start-up switch opens and device power is supplied via the auxiliary transformer winding.
3	FB	<b>Feedback.</b> The feedback voltage pin is the non-inverting input to the PWM comparator. It has a 0.9mA current source connected internally, while a capacitor and opto-coupler are typically connected externally. A feedback voltage of 6V triggers overload protection (OLP). A time delay while charging external capacitor $C_{FB}$ from 3V to 6V using an internal 5µA current source delay prevents false triggering under transient conditions, but still allows the protection mechanism to operate under true overload conditions.
4	I <sub>PK</sub>	<b>Peak Current Limit.</b> This pin adjusts the peak current limit of the SenseFET. The 0.9mA feedback current source is diverted to the parallel combination of an internal $2.8k\Omega$ resistor and any external resistor to GND on this pin. This determines the peak current limit. If this pin is tied to V <sub>CC</sub> or left floating, the typical peak current limit is 0.7A.
5	V <sub>str</sub>	<b>Start-up.</b> This pin connects to the rectified AC line voltage source. At start-up, the internal switch supplies internal bias and charges an external storage capacitor placed between the $V_{CC}$ pin and ground. Once the $V_{CC}$ reaches 12V, the internal switch is opened.
6	D	SenseFET Drain. High-voltage power SenseFET drain connection.
7	D	SenseFET Drain. High-voltage power SenseFET drain connection.
8	D	SenseFET Drain. High-voltage power SenseFET drain connection.

FSQ110 — Green Mode Fairchild Power Switch (FPS<sup>TM</sup>)

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A = 25^{\circ}C$ , unless otherwise specified.

Symbol	Characteristic	Value	Unit	
V <sub>DRAIN</sub>	Drain Pin Voltage	650	V	
V <sub>STR</sub>	Vstr Pin Voltage	650	V	
I <sub>DM</sub>	Drain Current Pulsed <sup>(5)</sup>	1.5	А	
E <sub>AS</sub>	Single Pulsed Avalanche Energy <sup>(6)</sup>	10	mJ	
V <sub>CC</sub>	Supply Voltage	20	V	
V <sub>FB</sub>	Feedback Voltage Range	-0.3 to V <sub>CC</sub>	V	
PD	Total Power Dissipation	1.40	W	
TJ	Operating Junction Temperature	Internally limited	°C	
T <sub>A</sub>	Operating Ambient Temperature	-25 to +85	°C	
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C	

Notes:

5. Repetitive rating: Pulse width is limited by maximum junction temperature.

6. L = 24mH, starting  $T_J = 25^{\circ}C$ .

# **Thermal Impedance**

 $T_A = 25^{\circ}C$ , unless otherwise specified. All items are tested with the standards JESD 51-2 and 51-10 (DIP).

Symbol	Parameter	Value	Unit
$\theta_{JA}$	Junction-to-Ambient Thermal Resistance <sup>(7)</sup>	88.84	°C/W
θ <sub>JC</sub>	Junction-to-Case Thermal Resistance <sup>(8)</sup>	13.94	°C/W

## Notes:

7. Free standing with no heatsink; without copper clad.

(Measurement Condition - Just before junction temperature T<sub>J</sub> enters into OTP.)

8. Measured on the DRAIN pin close to plastic interface.

# **Electrical Characteristics**

 $T_A = 25^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
SenseFET	Section <sup>(10)</sup>					
	Zero-Gate-Voltage Drain Current	$V_{DS}$ = Max. Rating $V_{GS}$ = 0V	25		25	μΑ
IDSS		$V_{DS} = 0.8$ Max. Rating $V_{GS} = 0V$ , $T_C = 125^{\circ}C$			200	
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance <sup>(11)</sup>	$V_{GS} = 10V, I_{D} = 0.5A$		14	19	Ω
C <sub>ISS</sub>	Input Capacitance			162		
C <sub>OSS</sub>	Output Capacitance	$V_{GS} = 0V, V_{DS} = 25V,$ f = 1MHz		18		pF
C <sub>RSS</sub>	Reverse Transfer Capacitance			3.8		
t <sub>d(on)</sub>	Turn-On Delay Time			9.5		-
t <sub>r</sub>	Rise Time			19		
t <sub>d(off)</sub>	Turn-Off Delay Time $V_{DS} = 325V, I_D = 1A$			33		ns
t <sub>f</sub>	Fall Time			42		
Control Se	ection					
fosc	Switching Frequency		92	100	108	KHz
$\Delta f_{OSC}$	Switching Frequency Variation <sup>(10)</sup>	$-25^{\circ}C \le T_A \le 85^{\circ}C$		±5	±10	%
D <sub>MAX</sub>	Maximum Duty Cycle	Measured at 0.1 x V <sub>DS</sub>	55	60	65	%
V <sub>START</sub>		V <sub>FB</sub> = GND	11	12	13	- V
V <sub>STOP</sub>	UVLO Threshold Voltage	V <sub>FB</sub> = GND	7	8	9	
I <sub>FB</sub>	Feedback Source Current	V <sub>FB</sub> = GND	0.7	0.9	1.1	mA
t <sub>S/S</sub>	Internal Soft-Start Time <sup>(10)</sup>	V <sub>FB</sub> = 4V		10		ms
Burst-Mod	le Section				•	
V <sub>BURH</sub>			0.5	0.6	0.7	V
V <sub>BURL</sub>	Burst-Mode Voltage	$T_J = 25^{\circ}C$	0.3	0.4	0.5	V
V <sub>BUR(HYS)</sub>			100	200	300	mV
Protection	Section					1
I <sub>LIM</sub>	Peak Current Limit	di/dt = 170mA/µs	0.60	0.70	0.80	Α
t <sub>CLD</sub>	Current Limit Delay Time <sup>(10)</sup>			600		ns
T <sub>SD</sub>	Thermal Shutdown Temperature <sup>(10)</sup>		125	140	1	°C
V <sub>SD</sub>	Shutdown Feedback Voltage		5.5	6.0	6.5	V
V <sub>OVP</sub>	Over-Voltage Protection		18	19	20	V
I <sub>DELAY</sub>	Shutdown Delay Current	V <sub>FB</sub> = 4V	3.5	5.0	6.5	μA
t <sub>LEB</sub>	Leading-Edge Blanking Time <sup>(10)</sup>		200			ns
	ce Section					
I <sub>OP</sub>	Operating Supply Current (control part only)	V <sub>CC</sub> = 14V	1	3	5	mA
I <sub>CH</sub>	Start-Up Charging Current	$V_{CC} = 0V$	0.70	0.85	1.00	mA
V <sub>STR</sub>	V <sub>str</sub> Supply Voltage	$V_{CC} = 0V$		24		V

10. These parameters, although guaranteed, are not 100% tested in production.

11. Pulse test: Pulse width  $\leq 300\mu$ s, duty  $\leq 2\%$ .

12. The ESD level of an existing product can be applied to FSQ110 because it has same ESD protection circuit.

# FSQ110 — Green Mode Fairchild Power Switch (FPS™)

# Typical Performance Characteristics (Control Part)

These characteristic graphs are normalized at  $T_A$ = 25°C.







Figure 6. Maximum Duty Cycle (D<sub>MAX</sub>) vs. T<sub>A</sub>



Figure 8. Start Threshold Voltage ( $V_{START}$ ) vs.  $T_A$ 



Figure 5. Over-Voltage Protection (V<sub>OVP</sub>) vs. T<sub>A</sub>



Figure 7. Operating Supply Current (I<sub>OP</sub>) vs. T<sub>A</sub>





© 2007 Fairchild Semiconductor Corporation FSQ110 Rev. 1.0.0

# FSQ110 — Green Mode Fairchild Power Switch (FPS™)

## Typical Performance Characteristics (Continued)

These characteristic graphs are normalized at  $T_A$ = 25°C.



Figure 10. Feedback Source Current (I<sub>FB</sub>) vs. T<sub>A</sub>







Figure 11. Start-Up Charging Current (I<sub>CH</sub>) vs. T<sub>A</sub>

## **Functional Description**

**1. Startup:** In previous generations of Fairchild Power Switches (FPS<sup>TM</sup>), the Vstr pin required an external resistor to the DC input voltage line. In this generation, the startup resistor is replaced by an internal high-voltage current source and a switch that shuts off 10ms after the supply voltage,  $V_{CC}$ , goes above 12V. The source turns back on if  $V_{CC}$  drops below 8V.



Figure 13. High-Voltage Current Source

2. Feedback Control: The FSQ110 employs currentmode control as shown in Figure 14. An opto-coupler (such as the H11A817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R<sub>sense</sub> resistor of SenseFET, plus an offset voltage, makes it possible to control the switching duty cycle. When the shunt regulator reference pin voltage exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, the feedback voltage V<sub>FB</sub> is pulled down and thereby reduces the duty cycle. This typically happens when the input voltage increases or the output load decreases.



Figure 14. Pulse Width Modulation Circuit

**3. Leading-Edge Blanking (LEB):** When the internal SenseFET is turned on, the primary-side capacitance and secondary-side rectifier diode reverse recovery typically cause a high-current spike through the SenseFET. Excessive voltage across the  $R_{sense}$  resistor leads to incorrect feedback operation in the current-mode PWM control. To counter this effect, the FPS employs a Leading-Edge Blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time ( $t_{LEB}$ ) after the SenseFET is turned on.

4. Protection Circuits: The FPS has several protective functions, such as Overload Protection (OLP), Over-Voltage Protection (OVP), Under-Voltage Lockout (UVLO), and Thermal Shutdown (TSD). Because these protection circuits are fully integrated in the IC without external components, reliability is improved without increasing cost. Once a fault condition occurs, switching is terminated and the SenseFET remains off. This causes V<sub>CC</sub> to fall. When V<sub>CC</sub> reaches the UVLO stop voltage, V<sub>STOP</sub> (typically 8V), the protection is reset and the internal high-voltage current source charges the V<sub>CC</sub> capacitor via the Vstr pin. When V<sub>CC</sub> reaches the UVLO start voltage, VSTART (typically 12V), the FPS resumes normal operation. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated.

4.1 Overload Protection (OLP): Overload is defined as the load current exceeding a pre-set level due to an unexpected event. In this situation, the protection circuit should be activated to protect the SMPS. However, even when the SMPS is operating normally, the OLP circuit can be activated during the load transition. To avoid this undesired operation, the OLP circuit is designed to be activated after a specified time to determine whether it is a transient situation or a true overload situation. In conjunction with the IPK current limit pin (if used), the current mode feedback path limits the current in the SenseFET when the maximum PWM duty cycle is attained. If the output consumes more than this maximum power, the output voltage (V<sub>O</sub>) decreases below nominal voltage. This reduces the current through the opto-coupler LED, which also reduces the optocoupler transistor current, increasing the feedback voltage (V<sub>FB</sub>). If V<sub>FB</sub> exceeds 3V, the feedback input diode is blocked and the 5 $\mu$ A current source (I<sub>DELAY</sub>) starts to slowly charge C<sub>FB</sub> up to V<sub>CC</sub>. In this condition, V<sub>FB</sub> increases until it reaches 6V, when the switching operation is terminated, as shown in Figure 15. The shutdown delay time is the time required to charge C<sub>FB</sub> from 3V to 6V with 5µA current source.



Figure 15. Overload Protection (OLP)

**4.2 Thermal Shutdown (TSD):** The SenseFET and the control IC are integrated, making it easier for the control IC to detect the temperature of the SenseFET. When the temperature exceeds approximately 140°C, thermal shutdown is activated.

4.3 Over-Voltage Protection (OVP): In the event of a malfunction in the secondary-side feedback circuit or an open-feedback loop caused by a soldering defect, the current through the opto-coupler transistor becomes almost zero (see Figure 14).  $V_{FB}$  climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is activated. Because excess energy is provided to the output, the output voltage may exceed the rated voltage before the overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an Over-Voltage Protection (OVP) circuit is employed. In general, V<sub>CC</sub> is proportional to the output voltage and the FPS uses V<sub>CC</sub> instead of directly monitoring the output voltage. If V<sub>CC</sub> exceeds 19V, the OVP circuit is activated, resulting in termination of the switching operation. To avoid undesired activation of OVP during normal operation,  $V_{CC}$  should be designed to be below 19V.

**5. Soft-Start:** The FPS has an internal soft-start circuit that slowly increases the SenseFET current after startup, as shown in Figure 16. The typical soft-start time is 10ms, where progressive increments of the SenseFET current are allowed during the start-up phase. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish the required output voltage. This also helps prevent transformer saturation and reduces the stress on the secondary diode during startup.



Figure 16. Soft-Start Function

**6.** Burst Operation: To minimize power dissipation in standby mode, the FPS enters burst-mode operation. Feedback voltage decreases as the load decreases, as shown in Figure 17, and the device automatically enters

burst-mode when the feedback voltage drops below  $V_{BURH}$  (typically 600mV). Switching continues until the feedback voltage drops below  $V_{BURL}$  (typically 400mV). At this point, switching stops and the output voltage starts to drop at a rate dependent on the standby current load. This causes the feedback voltage to rise. Once it passes  $V_{BURH}$ , switching resumes. The feedback voltage then falls and the process is repeated. Burst-mode operation alternately enables and disables switching of the SenseFET and reduces switching loss in standby mode.



Figure 17. Burst Operation Function

**7.** Adjusting Peak Current Limit: As shown in Figure 18, a combined  $2.8k\Omega$  internal resistance is connected to the non-inverting lead on the PWM comparator. An external resistance of Rx on the current limit pin forms a parallel resistance with the  $2.8k\Omega$  when the internal diodes are biased by the main current source of 900µA.



## Figure 18. Peak Current Limit Adjustment

For example, FSQ110 has a typical SenseFET peak current limit ( $I_{LIM}$ ) of 0.7A.  $I_{LIM}$  can be adjusted to 0.6A by inserting Rx between the  $I_{PK}$  pin and the ground. The value of the Rx is estimated by the following equation:

$$0.7A: 0.6A = 2.8k\Omega : Xk\Omega,$$
 (1)

where X is the resistance of the parallel network.

# Application Information

## Methods of Reducing Audible Noise

Switching-mode power converters have electronic and magnetic components, which generate audible noise when the operating frequency is in the range of 20~20,000Hz. Even though they operate above 20KHz, they can make noise, depending on the load condition. The following sections discuss methods to reduce noise.

## Glue or Varnish

The most common method of reducing noise involves using alue or varnish to tighten magnetic components. The motion of core, bobbin, and coil and the chattering or magnetostriction of core can cause the transformer to produce audible noise. The use of rigid glue and varnish helps reduce the transformer noise. Glue or varnish can also can crack the core because sudden changes in the ambient temperature cause the core and the glue to expand or shrink in a different ratio.

## **Ceramic Capacitor**

Using a film capacitor instead of a ceramic capacitor as a snubber capacitor is another noise-reduction solution. Some dielectric materials show a piezoelectric effect, depending on the electric field intensity. A snubber capacitor becomes one of the most significant sources of audible noise. Another possibility is to use a Zener clamp circuit instead of an RCD snubber for higher efficiency as well as lower audible noise.

## **Adjusting Sound Frequency**

Moving the fundamental frequency of noise out of the 2~4kHz range is a third method. Generally, humans are more sensitive to noise in the range of 2~4kHz. When the fundamental frequency of noise is located in this range, the noise sounds louder although the noise intensity level is identical (see Figure 19).

When the FPS acts in burst mode and the burst operation is suspected to be a source of noise, this method may be helpful. If the frequency of burst mode operation lies in the range of 2~4kHz, adjusting the feedback loop can shift the burst operation frequency. To reduce the burst operation frequency, increase a feedback gain capacitor  $(C_{F})$ , opto-coupler supply resistor  $(R_{D})$ , and feedback capacitor (C<sub>B</sub>); and decrease a feedback gain resistor (R<sub>F</sub>), as shown in Figure 20.



110

90

80

60

50 40

30

20

1000

Frequency (Hz)



Figure 19. Equal Loudness Curves

## Figure 20. Typical Feedback Network of FPS

## **Reference Materials**

120

100

80

60

40

20

0

100

Intensity in decibels

AN-4134: Design Guidelines for Off-line Forward Converters Using Fairchild Power Switch (FPS™)

AN-4137: Design Guidelines for Off-line Flyback Converters Using Fairchild Power Switch (FPS™)

AN-4140: Transformer Design Consideration for Off-line Flvback Converters using Fairchild Power Switch (FPS™)

AN-4141: Troubleshooting and Design Tips for Fairchild Power Switch (FPS<sup>™</sup>) Flvback Applications

AN-4147: Design Guidelines for RCD Snubber of Flvback

AN-4148: Audible Noise Reduction Techniques for FPS **Applications** 

**FSQ110** 



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC