低功耗三通道和四通道数字隔离器

查询样品: **ISO7631FM**, **ISO7631FC**, **ISO7641FC**

特性

- 信号发送速率：**150Mbps**（**M** 级），**25Mbps**（**C** 级）
- 具有集成噪声滤波器（**C** 级）的稳健设计
- 低功耗、每通道典型 I_{CC}（**3.3V** 电源）：
  - **ISO7631FM**：在 **10Mbps** 时为 **2mA**
  - **ISO7631FC**：**10Mbps** 时为 **1.5mA**
  - **ISO7641FC**：在 **10Mbps** 时为 **1.3 mA**
- 极低的 $I_{CC\_disable}$（**C** 级）
- 低传播延迟：典型值为 **7ns**（**M** 级）
- 在故障安全模式下输出默认为低电平状态
- 宽温度范围：**-40°C** 至 **125°C**
- **50KV/µs** 典型瞬态抗扰度
- 使用 SiO_2 绝缘隔栅实现长使用寿命
- 在 **2.7V**（**M** 级），**3.3V** 和 **5V** 电源和逻辑电平下运行
- 宽体小外形尺寸集成电路 **(SOIC)-16** 封装

应用范围

- 是下列应用中光耦合器的替代产品：
  - 工业现场总线 **(Fieldbus)**
    - **Profibus** 现场总线
    - **Modbus** 串行通信协议
    - **DeviceNet™** 数据总线
  - 伺服器控制接口
  - 电机控制
  - 电源
  - 电池组

安全及管理批准

- 符合 **UL1577** 的 **1** 分钟 **2500 V$_{RMS}$**（已批准）
- 针对 **DIN EN 60747-5-2**（**VDE 0884** 修订版本 **2**）标准的 **4242 V$_{PK}$** VDE 额定值，**1414 V$_{PK}$** 工作电压（已批准）
- **CSA** 组件接受通知 **5A**（已批准）
- 针对 **EN/UL/CSA 60950-1** 和 **EN/UL/CSA 61010-1**（已获批准）符合 **TUV** 标准的 **3000 V$_{RMS}$** 增强隔离

说明

ISO7631F 和 ISO7641F 提供符合 VDE 规范的高达 4242 V_{PK} 的电流隔离。 ISO7631F 具有 3 个通道，其中 2 个正向和 1 个反向通道，而 ISO7641F 具有 4 个通道，其中 3 个正向通道和 1 个反向通道。 后缀 F 说明在故障安全情况下输出默认为低电平状态（参见 Table 1）。 M 级器件是具有快速传播延迟且数据速率可达 150Mbps 的高速隔离器，而 C 级器件在低功耗下的数据速率可高达 25Mbps 且具有针对易于产生噪音应用的集成滤波器。 建议将 C 级器件用于低速应用，在此类应用中需要抑制持续时间少于 6ns 的输入噪声脉冲或者应用中的低功耗十分重要。

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

版权 © 2012−2013, Texas Instruments Incorporated
English Data Sheet: SLLSEC3

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

说明（继续）

每个隔离通道都有一个由二氧化硅 (SiO_2) 绝缘隔栅分开的逻辑输入和输出缓冲器。 与隔离电源配合使用，这些器件可防止数据总线或者其它电路上的噪声电流进入本地接地或者干扰或损坏敏感电路。 此器件具有 **TTL** 输入阀值并可在 2.7V（**M** 级），3.3V 和 5V 电源供电的情况下运行。 当由 3.3V 或者 2.7V 电源供电时，所有输入均可耐受 5V 电压。

PIN DESCRIPTIONS

PIN NAME	ISO7641	ISO7631	I/O	DESCRIPTION
INA	3	3	I	Input, channel A
INB	4	4	I	Input, channel B
INC	5	12	I	Input, channel C
IND	11	-	I	Input, channel D
OUTA	14	14	O	Output, channel A
OUTB	13	13	O	Output, channel B
OUTC	12	5	O	Output, channel C
OUTD	6	-	O	Output, channel D
EN1	7	7	I	Enables (when input is High or Open) or Disables (when input is Low) OUTD of ISO7641 and OUTC of ISO7631
EN2	10	10	I	Enables (when input is High or Open) or Disables (when input is Low) OUTA, OUTB, and OUTC of ISO7641 Enables (when input is High or Open) or Disables (when input is Low) OUTA and OUTB of ISO7631
V_{CC1}	1	1	–	Power supply, V_{CC1}
V_{CC2}	16	16	–	Power supply, V_{CC2}
GND1	2,8	2,8	–	Ground connection for V_{CC1}
GND2	9,15	9,15	–	Ground connection for V_{CC2}
NC	-	6,11	-	No Connect pins are floating with no internal connection

Table 1. FUNCTION TABLE[1]

INPUT V_{CC}	OUTPUT V_{CC}	INPUT (INx)	OUTPUT ENABLE (ENx)	OUTPUT (OUTx)
PU	PU	H	H or Open	H
		L	H or Open	L
		X	L	Z
		Open	H or Open	L
PD	PU	X	H or Open	L
PD	PU	X	L	Z
PU	PD	X	X	Undetermined

(1) PU = Powered Up(V_{CC} ≥ 2.7 V); PD = Powered Down (V_{CC} ≤ 2.1 V); X = Irrelevant; H = High Level; L = Low Level; Z = High Impedance

AVAILABLE OPTIONS

PRODUCT	RATED ISOLATION	PACKAGE	INPUT THRESHOLD	DATA RATE and FILTER	CHANNEL DIRECTION	MARKED AS	ORDERING NUMBER
ISO7631FM	4242 V_{PK} / 2500 V_{RMS} [(1)]	DW-16	1.5 V TTL (CMOS Compatible)	150 Mbps, No Noise Filter	2 Forward, 1 Reverse	ISO7631FM	ISO7631FMDW (rail)
							ISO7631FMDWR (reel)
ISO7631FC				25 Mbps, Integrated Noise Filter	2 Forward, 1 Reverse	ISO7631FC	ISO7631FCDW (rail)
							ISO7631FCDWR (reel)
ISO7641FC					3 Forward, 1 Reverse	ISO7641FC	ISO7641FCDW (rail)
							ISO7641FCDWR (reel)

(1)   See the Regulatory Information table for detailed isolation ratings.

3

ABSOLUTE MAXIMUM RATINGS[1]

PARAMETER				VALUE		UNIT
				MIN	MAX	
Supply voltage[2]	V_{CC1}, V_{CC2}			–0.5	6	V
Voltage	INx, OUTx, ENx			–0.5	6	V
Output Current, I_O					±15	mA
Electrostatic discharge	Human Body Model	ESDA, JEDEC JS-001-2012	All pins		±4	kV
	Field-Induced Charged Device Model	JEDEC JESD22-C101E			±1.5	kV
	Machine Model	JEDEC JESD22-A115-A			±200	V
Maximum junction temperature, T_J					150	°C
Storage temperature, T_{STG}				-65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

RECOMMENDED OPERATING CONDITIONS

PARAMETER			MIN	TYP	MAX	UNIT
Supply voltage	V_{CC1}, V_{CC2}	M-Grade	2.7		5.5	V
		C-Grade	3		5.5	
High-level output current	I_{OH}		-4			mA
Low-level output current	I_{OL}				4	mA
High-level input voltage	V_{IH}		2		V_{CC}	V
Low-level input voltage	V_{IL}		0		0.8	V
Input pulse duration	t_{ui}	M-Grade: ≥3V-Operation	6.67			ns
		M-Grade: <3V-Operation	10			
		C-Grade: ≥3V-Operation	40			
Signaling rate	1 / t_{ui}	M-Grade: ≥3V-Operation	0		150	Mbps
		M-Grade: <3V-Operation	0		100	
		C-Grade: ≥3V-Operation	0		25	
Junction temperature	T_J		-40		136	°C
Ambient temperature	T_A		-40	25	125	°C

THERMAL INFORMATION

	THERMAL METRIC[1]	ISO76xx	UNITS
		DW (16 Pins)	
θ_{JA}	Junction-to-ambient thermal resistance	72	°C/W
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	38	
θ_{JB}	Junction-to-board thermal resistance	39	
ψ_{JT}	Junction-to-top characterization parameter	9.4	
ψ_{JB}	Junction-to-board characterization parameter	n/a	
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	n/a	
P_D	Maximum Device Power Dissipation. $V_{CC1} = V_{CC2} = 5.5V$, $T_J = 150°C$, $C_L = 15pF$ Input a 75 MHz 50% duty cycle square wave	399	mW

(1) 有关传统和全新热度量的更多信息，请参阅 *IC 封装热度量* 应用报告 （文献号：ZHCA543）。

ELECTRICAL CHARACTERISTICS

V_{CC1} and V_{CC2} at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

ISO7631F, ISO7641F			M-Grade			C-Grade			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	I_{OH} = –4 mA; see Figure 1	$V_{CCx}^{(1)}$ – 0.8	4.8		$V_{CCx}^{(1)}$ – 0.8	4.7		V
		I_{OH} = –20 μA; see Figure 1	$V_{CCx}^{(1)}$ – 0.1	5		$V_{CCx}^{(1)}$ – 0.1	5		
V_{OL}	Low-level output voltage	I_{OL} = 4 mA; see Figure 1		0.2	0.4		0.3	0.5	V
		I_{OL} = 20 μA; see Figure 1		0	0.1		0	0.1	
$V_{I(HYS)}$	Input threshold voltage hysteresis			450			450		mV
I_{IH}	High-level input current	V_{IH} = V_{CC} at INx or ENx			10			10	μA
I_{IL}	Low-level input current	V_{IL} = 0 V at INx or ENx	-10			-10			
CMTI	Common-mode transient immunity	V_I = V_{CC} or 0 V; see Figure 4	25	75		25	75		kV/μs

(1) V_{CCx} is the supply voltage, V_{CC1} or V_{CC2}, for the output channel that is being measured.

SWITCHING CHARACTERISTICS

V_{CC1} and V_{CC2} at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

ISO7631F, ISO7641F			M-Grade			C-Grade			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	See Figure 1	3.5	7	10.5	11	17	28	
PWD[1]	Pulse width distortion $|t_{PHL} - t_{PLH}|$			2			3		ns
$t_{sk(o)}$[2]	Channel-to-channel output skew time	Same-direction Channels		2			3		
		Opposite-direction Channels		3			4		
$t_{sk(pp)}$[3]	Part-to-part skew time			4.5			13		
t_r	Output signal rise time	See Figure 1		1.6			2.8		ns
t_f	Output signal fall time			1			2.9		
t_{PHZ}	Disable Propagation Delay, high-to-high impedance output	See Figure 2		5	16		8	20	ns
t_{PLZ}	Disable Propagation Delay, low-to-high impedance output			5	16		7	20	
t_{PZH}	Enable Propagation Delay, high impedance-to-high output			4	16		11000	22000[4]	
t_{PZL}	Enable Propagation Delay, high impedance-to-low output			4	16		8	20	
t_{fs}	Fail-safe output delay time from input data or power loss	See Figure 3		9.5			9		μs

(1)   Also known as Pulse Skew.
(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.
(4)   The enable signal rate for C-grade devices should be ≤ 45 Kbps.

SUPPLY CURRENT

V_{CC1} and V_{CC2} at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

ISO7631F			M-Grade			C-Grade			
PARAMETER	**TEST CONDITIONS**		**MIN**	**TYP**	**MAX**	**MIN**	**TYP**	**MAX**	**UNIT**
I_{CC1}	Disable	EN1 = EN2 = 0 V		2.5	4		1.1	1.9	mA
I_{CC2}				3.7	5.4		1.5	2.6	
I_{CC1}	DC to 1 Mbps	DC Signal: $V_I = V_{CC}$ or 0 V AC Signal: All channels switching with square wave clock input; C_L = 15 pF		2.6	4.1		1.8	2.7	
I_{CC2}				3.8	5.5		2.6	3.9	
I_{CC1}	10 Mbps			3.3	4.5		2.7	3.7	
I_{CC2}				4.9	6.6		3.9	5.3	
I_{CC1}	25 Mbps			4.5	6		4.1	5.4	
I_{CC2}				6.8	9		5.9	7.8	
I_{CC1}	150 Mbps			15	19.5	Not Applicable			
I_{CC2}				22	30				
ISO7641F						**C-Grade**			
I_{CC1}	Disable	EN1 = EN2 = 0 V					1.2	2.1	mA
I_{CC2}							1.6	2.6	
I_{CC1}	DC to 1 Mbps	DC Signal: $V_I = V_{CC}$ or 0 V, AC Signal: All channels switching with square wave clock input; C_L = 15 pF					1.8	2.8	
I_{CC2}							3.1	4.2	
I_{CC1}	10 Mbps						3	4	
I_{CC2}							4.9	6.1	
I_{CC1}	25 Mbps						4.8	6	
I_{CC2}							7.7	9.5	

ELECTRICAL CHARACTERISTICS

V_{CC1} at 5 V ± 10% and V_{CC2} at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

ISO7631F, ISO7641F				M-Grade			C-Grade			
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	I_{OH} = –4 mA; see Figure 1	OUTx on V_{CC1} (5V) side	V_{CC1} – 0.8	4.8		V_{CC1} – 0.8	4.7		V
			OUTx on V_{CC2} (3.3V) side	V_{CC2} - 0.4	3		V_{CC2} - 0.6	2.9		
		I_{OH} = −20 µA; see Figure 1	OUTx on V_{CC1} (5V) side	V_{CC1} – 0.1	5		V_{CC1} – 0.1	5		
			OUTx on V_{CC2} (3.3V) side	V_{CC2} – 0.1	3.3		V_{CC2} – 0.1	3.3		
V_{OL}	Low-level output voltage	I_{OL} = 4 mA; see Figure 1			0.2	0.4		0.3	0.5	V
		I_{OL} = 20 µA; see Figure 1			0	0.1		0	0.1	
$V_{I(HYS)}$	Input threshold voltage hysteresis				430			430		mV
I_{IH}	High-level input current	V_{IH} = V_{CC} at INx or ENx				10			10	µA
I_{IL}	Low-level input current	V_{IL} = 0 V at INx or ENx		-10			-10			
CMTI	Common-mode transient immunity	V_I = V_{CC} or 0 V; see Figure 4		25	50		25	50		kV/µs

SWITCHING CHARACTERISTICS

V_{CC1} at 5 V ± 10% and V_{CC2} at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

ISO7631F, ISO7641F			M-Grade			C-Grade			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	See Figure 1	4	8	13	11	18	32	ns
PWD[1]	Pulse width distortion $\lvert t_{PHL} - t_{PLH} \rvert$			2			3.5		
$t_{sk(o)}$[2]	Channel-to-channel output skew time	Same-direction Channels		2.5			4.5		
		Opposite-direction Channels		3.5			5.5		
$t_{sk(pp)}$[3]	Part-to-part skew time			6			15		
t_r	Output signal rise time	See Figure 1		2			3.6		ns
t_f	Output signal fall time			1.2			3.3		
t_{PHZ}	Disable Propagation Delay, high-to-high impedance output	See Figure 2		6.5	17		9	20	ns
t_{PLZ}	Disable Propagation Delay, low-to-high impedance output			6.5	17		8	20	
t_{PZH}	Enable Propagation Delay, high impedance-to-high output			5.5	17		11000	22000[4]	
t_{PZL}	Enable Propagation Delay, high impedance-to-low output			5.5	17		10	30	
t_{fs}	Fail-safe output delay time from input data or power loss	See Figure 3		9.5			8.5		µs

(1) Also known as Pulse Skew.
(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.
(4) The enable signal rate for C-grade devices should be ≤ 45 Kbps.

SUPPLY CURRENT

V_{CC1} at 5 V ± 10% and V_{CC2} at 3.3V ± 10% (over recommended operating conditions unless otherwise noted)

ISO7631F			M-Grade			C-Grade			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
I_{CC1}	Disable	EN1 = EN2 = 0 V		2.5	4		1.1	1.9	mA
I_{CC2}				2.7	3.7		0.7	1.3	
I_{CC1}	DC to 1 Mbps	DC Signal: V_I = V_{CC} or 0 V AC Signal: All channels switching with square wave clock input; C_L = 15 pF		2.6	4.1		1.8	2.7	
I_{CC2}				2.8	3.8		1.8	2.6	
I_{CC1}	10 Mbps			3.3	4.5		2.7	3.7	
I_{CC2}				3.5	4.6		2.6	3.5	
I_{CC1}	25 Mbps			4.5	6		4.1	5.4	
I_{CC2}				4.7	5.9		3.8	5	
I_{CC1}	150 Mbps			15	19.5		Not Applicable		
I_{CC2}				14.6	19				
ISO7641F						**C-Grade**			
I_{CC1}	Disable	EN1 = EN2 = 0 V					1.2	2.1	mA
I_{CC2}							0.8	1.3	
I_{CC1}	DC to 1 Mbps	DC Signal: V_I = V_{CC} or 0 V, AC Signal: All channels switching with square wave clock input; C_L = 15 pF					1.8	2.8	
I_{CC2}							2	2.9	
I_{CC1}	10 Mbps						3	4	
I_{CC2}							3.2	4.1	
I_{CC1}	25 Mbps						4.8	6	
I_{CC2}							5.1	7	

ELECTRICAL CHARACTERISTICS

V_{CC1} at 3.3V ± 10% and V_{CC2} at 5V ± 10% (over recommended operating conditions unless otherwise noted)

ISO7631F, ISO7641F				M-Grade			C-Grade			
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	I_{OH} = –4 mA; see Figure 1	OUTx on V_{CC1} (3.3 V) side	V_{CC1}–0.4	3		V_{CC1}-0.6	2.9		V
			OUTx on V_{CC2} (5 V) side	V_{CC2}–0.8	4.8		V_{CC2}–0.8	4.7		
		I_{OH} = –20 µA; see Figure 1	OUTx on V_{CC1} (3.3 V) side	V_{CC1}–0.1	3.3		V_{CC1}–0.1	3.3		
			OUTx on V_{CC2} (5 V) side	V_{CC2}–0.1	5		V_{CC2}–0.1	5		
V_{OL}	Low-level output voltage	I_{OL} = 4 mA; see Figure 1			0.2	0.4		0.3	0.5	V
		I_{OL} = 20 µA; see Figure 1			0	0.1		0	0.1	
$V_{I(HYS)}$	Input threshold voltage hysteresis				430			430		mV
I_{IH}	High-level input current	V_{IH} = V_{CC} at INx or ENx				10			10	µA
I_{IL}	Low-level input current	V_{IL} = 0 V at INx or ENx		-10			-10			
CMTI	Common-mode transient immunity	V_I = V_{CC} or 0 V; see Figure 4		25	50		25	50		kV/µs

SWITCHING CHARACTERISTICS

V_{CC1} at 3.3 V ± 10% and V_{CC2} at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

ISO7631F, ISO7641F			M-Grade			C-Grade			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	See Figure 1	4	7.5	12.5	11	18.5	32	ns
PWD[1]	Pulse width distortion |t_{PHL} – t_{PLH}|				2			2.5	
$t_{sk(o)}$[2]	Channel-to-channel output skew time	Same-direction Channels			2.5			4.5	
		Opposite-direction Channels			3.5			5.5	
$t_{sk(pp)}$[3]	Part-to-part skew time				6			15	
t_r	Output signal rise time	See Figure 1		1.7			2.9		ns
t_f	Output signal fall time			1.1			2.9		
t_{PHZ}	Disable Propagation Delay, high-to-high impedance output	See Figure 2		5.5	17		8	20	ns
t_{PLZ}	Disable Propagation Delay, low-to-high impedance output			5.5	17		7	20	
t_{PZH}	Enable Propagation Delay, high impedance-to-high output			4.5	17	11000	22000[4]		
t_{PZL}	Enable Propagation Delay, high impedance-to-low output			4.5	17		8	30	
t_{fs}	Fail-safe output delay time from input data or power loss	See Figure 3		9.5			7.5		µs

(1) Also known as Pulse Skew.
(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.
(4) The enable signal rate for C-grade devices should be ≤ 45 Kbps.

SUPPLY CURRENT

V_{CC1} at 3.3V ± 10% and V_{CC2} at 5V ± 10% (over recommended operating conditions unless otherwise noted)

ISO7631F			M-Grade			C-Grade			
PARAMETER	**TEST CONDITIONS**		**MIN**	**TYP**	**MAX**	**MIN**	**TYP**	**MAX**	**UNIT**
I_{CC1}	Disable	EN1 = EN2 = 0 V		1.8	2.8		0.6	1.1	mA
I_{CC2}				3.7	5.4		1.5	2.6	
I_{CC1}	DC to 1 Mbps	DC Signal: $V_I = V_{CC}$ or 0 V AC Signal: All channels switching with square wave clock input; C_L = 15 pF		1.9	2.9		1.2	1.8	
I_{CC2}				3.8	5.5		2.6	3.9	
I_{CC1}	10 Mbps			2.4	3.4		1.8	2.6	
I_{CC2}				4.9	6.6		3.9	5.3	
I_{CC1}	25 Mbps			3.2	4.2		2.7	3.6	
I_{CC2}				6.8	9		5.9	7.8	
I_{CC1}	150 Mbps			9.3	12.5	Not Applicable			
I_{CC2}				22	30				
ISO7641F			**C-Grade**						
I_{CC1}	Disable	EN1 = EN2 = 0 V					0.7	1.1	mA
I_{CC2}							1.6	2.6	
I_{CC1}	DC to 1 Mbps	DC Signal: $V_I = V_{CC}$ or 0 V, AC Signal: All channels switching with square wave clock input; C_L = 15 pF					1.2	1.9	
I_{CC2}							3.1	4.2	
I_{CC1}	10 Mbps						2	2.8	
I_{CC2}							4.9	6.1	
I_{CC1}	25 Mbps						3.1	4	
I_{CC2}							7.7	9.5	

ELECTRICAL CHARACTERISTICS

V_{CC1} and V_{CC2} at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

ISO7631F, ISO7641F			M-Grade			C-Grade			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	I_{OH} = –4 mA; see Figure 1	V_{CCx}[1] – 0.4	3		V_{CCx}[1] – 0.6	2.9		V
		I_{OH} = –20 µA; see Figure 1	V_{CCx}[1] – 0.1	3.3		V_{CCx}[1] – 0.1	3.3		
V_{OL}	Low-level output voltage	I_{OL} = 4 mA; see Figure 1		0.2	0.4		0.3	0.5	V
		I_{OL} = 20 µA; see Figure 1		0	0.1		0	0.1	
$V_{I(HYS)}$	Input threshold voltage hysteresis			425			425		mV
I_{IH}	High-level input current	V_{IH} = V_{CC} at INx or ENx			10			10	µA
I_{IL}	Low-level input current	V_{IL} = 0 V at INx or ENx	-10			-10			
CMTI	Common-mode transient immunity	V_I = V_{CC} or 0 V; see Figure 4	25	50		25	50		kV/µs

(1)　V_{CCx} is the supply voltage, V_{CC1} or V_{CC2}, for the output channel that is being measured.

SWITCHING CHARACTERISTICS

V_{CC1} and V_{CC2} at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

ISO7631F, ISO7641F			M-Grade			C-Grade			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	See Figure 1	4	8.5	14	12	23	35	
PWD[1]	Pulse width distortion |t_{PHL} − t_{PLH}|				2			3	
$t_{sk(o)}$[2]	Channel-to-channel output skew time	Same-direction Channels			3			5	ns
		Opposite-direction Channels			4			6	
$t_{sk(pp)}$[3]	Part-to-part skew time				6.5			16	
t_r	Output signal rise time	See Figure 1		2			3.7		ns
t_f	Output signal fall time			1.3			3.4		
t_{PHZ}	Disable Propagation Delay, high-to-high impedance output	See Figure 2		6.5	17		9	20	
t_{PLZ}	Disable Propagation Delay, low-to-high impedance output			6.5	17		8	20	
t_{PZH}	Enable Propagation Delay, high impedance-to-high output			5.5	17		11000	22000[4]	ns
t_{PZL}	Enable Propagation Delay, high impedance-to-low output			5.5	17		10	30	
t_{fs}	Fail-safe output delay time from input data or power loss	See Figure 3		9.2			7.5		µs

(1)　Also known as Pulse Skew.
(2)　$t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
(3)　$t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.
(4)　The enable signal rate for C-grade devices should be ≤ 45 Kbps.

SUPPLY CURRENT

V_{CC1} and V_{CC2} at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

ISO7631F			M-Grade			C-Grade			
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
I_{CC1}	Disable	EN1 = EN2 = 0 V		1.8	2.8		0.6	1.1	mA
I_{CC2}				2.7	3.7		0.7	1.3	
I_{CC1}	DC to 1 Mbps	DC Signal: $V_I = V_{CC}$ or 0 V AC Signal: All channels switching with square wave clock input; C_L = 15 pF		1.9	2.9		1.2	1.8	
I_{CC2}				2.8	3.8		1.8	2.6	
I_{CC1}	10 Mbps			2.4	3.4		1.8	2.6	
I_{CC2}				3.5	4.6		2.6	3.5	
I_{CC1}	25 Mbps			3.2	4.2		2.7	3.6	
I_{CC2}				4.7	5.9		3.8	5	
I_{CC1}	150 Mbps			9.3	12.5	Not Applicable			
I_{CC2}				14.6	19				
ISO7641F						C-Grade			
I_{CC1}	Disable	EN1 = EN2 = 0 V					0.7	1.1	mA
I_{CC2}							0.8	1.3	
I_{CC1}	DC to 1 Mbps	DC Signal: $V_I = V_{CC}$ or 0 V, AC Signal: All channels switching with square wave clock input; C_L = 15 pF					1.2	1.9	
I_{CC2}							2	2.9	
I_{CC1}	10 Mbps						2	2.8	
I_{CC2}							3.2	4.1	
I_{CC1}	25 Mbps						3.1	4	
I_{CC2}							5.1	7	

ELECTRICAL CHARACTERISTICS

V_{CC1} and V_{CC2} at 2.7 V[1] (over recommended operating conditions unless otherwise noted)

ISO7631F		TEST CONDITIONS	M-Grade			UNIT
PARAMETER			**MIN**	**TYP**	**MAX**	
V_{OH}	High-level output voltage	I_{OH} = –4 mA; see Figure 1	V_{CC}[2] – 0.5	2.4		V
		I_{OH} = –20 µA; see Figure 1	V_{CC}[2] – 0.1	2.7		
V_{OL}	Low-level output voltage	I_{OL} = 4 mA; see Figure 1		0.2	0.4	V
		I_{OL} = 20 µA; see Figure 1		0	0.1	
$V_{I(HYS)}$	Input threshold voltage hysteresis			350		mV
I_{IH}	High-level input current	V_{IH} = V_{CC} at INx or ENx			10	µA
I_{IL}	Low-level input current	V_{IL} = 0 V at INx or ENx	-10			
CMTI	Common-mode transient immunity	V_I = V_{CC} or 0 V; see Figure 4	25	50		kV/µs

(1) Only M-Grade devices are recommended for operation down to 2.7 V supplies. For 2.7 V-operation, max data rate is 100 Mbps.
(2) V_{CCx} is the supply voltage, V_{CC1} or V_{CC2}, for the output channel that is being measured.

SWITCHING CHARACTERISTICS

V_{CC1} and V_{CC2} at 2.7 V (over recommended operating conditions unless otherwise noted)

ISO7631F		TEST CONDITIONS	M-Grade			UNIT
PARAMETER			**MIN**	**TYP**	**MAX**	
t_{PLH}, t_{PHL}	Propagation delay time	See Figure 1	5	8	16	ns
PWD[1]	Pulse width distortion $|t_{PHL} - t_{PLH}|$				2.5	
$t_{sk(o)}$[2]	Channel-to-channel output skew time	Same-direction Channels			4	
		Opposite-direction Channels			5	
$t_{sk(pp)}$[3]	Part-to-part skew time				8	
t_r	Output signal rise time	See Figure 1		2.3		ns
t_f	Output signal fall time			1.8		
t_{PHZ}	Disable Propagation Delay, high-to-high impedance output	See Figure 2		8	18	ns
t_{PLZ}	Disable Propagation Delay, low-to-high impedance output			8	18	
t_{PZH}	Enable Propagation Delay, high impedance-to-high output			7	18	
t_{PZL}	Enable Propagation Delay, high impedance-to-low output			7	18	
t_{fs}	Fail-safe output delay time from input data or power loss	See Figure 3		8.5		µs

(1) Also known as Pulse Skew.
(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

SUPPLY CURRENT

V_{CC1} and V_{CC2} at 2.7 V (over recommended operating conditions unless otherwise noted)

ISO7631F				M-Grade			
PARAMETER		**TEST CONDITIONS**		**MIN**	**TYP**	**MAX**	**UNIT**
I_{CC1}	Disable	EN1 = EN2 = 0 V			1.5	2.4	mA
I_{CC2}					2.2	3.2	
I_{CC1}	DC to 1 Mbps	DC Signal: $V_I = V_{CC}$ or 0 V AC Signal: All channels switching with square wave clock input; C_L = 15 pF			1.6	2.5	
I_{CC2}					2.3	3.2	
I_{CC1}	10 Mbps				2	2.9	
I_{CC2}					3	3.9	
I_{CC1}	25 Mbps				2.7	3.7	
I_{CC2}					3.9	4.9	
I_{CC1}	100 Mbps				5.7	6.8	
I_{CC2}					8.6	12	

PARAMETER MEASUREMENT INFORMATION

A.   The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, t_r ≤ 3 ns, t_f ≤ 3ns, Z_O = 50 Ω. At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.

B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 1. Switching Characteristics Test Circuit and Voltage Waveforms

A.   The input pulse is supplied by a generator having the following characteristics: PRR ≤ 10 kHz, 50% duty cycle, t_r ≤ 3 ns, t_f ≤ 3 ns, Z_O = 50 Ω.

B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 2. Enable/Disable Propagation Delay Time Test Circuit and Waveform

PARAMETER MEASUREMENT INFORMATION (continued)

A. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 3. Failsafe Delay Time Test Circuit and Voltage Waveforms

A. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.

Figure 4. Common-Mode Transient Immunity Test Circuit

DEVICE INFORMATION

IEC INSULATION AND SAFETY-RELATED SPECIFICATIONS FOR DW-16 PACKAGE

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal to terminal distance through air	8.3			mm
L(I02)[1]	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface	8.1			mm
CTI	Tracking resistance (Comparative Tracking Index)	DIN IEC 60112 / VDE 0303 Part 1	≥400			V
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.014			mm
R_{IO}[2]	Isolation resistance, Input to Output	V_{IO} = 500 V, T_A < 100°C		>10^{12}		Ω
		V_{IO} = 500 V, 100°C ≤ T_A ≤ max		>10^{11}		
C_{IO}[2]	Barrier capacitance, Input to Output	V_I = 0.4 sin (2πft), f = 1MHz		2		pF
C_I[3]	Input capacitance	V_I = V_{CC}/2 + 0.4 sin (2πft), f = 1MHz, V_{CC} = 5 V		2		pF

(1) Per JEDEC package dimensions.
(2) All pins on each side of the barrier tied together creating a two-terminal device.
(3) Measured from input pin to ground.

NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

**Table 2. DIN EN 60747-5-2 (VDE 0884 TEIL 2) INSULATION CHARACTERISTICS[1]
over recommended operating conditions (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	SPECIFICATION	UNIT
V_{IORM}	Maximum working insulation voltage		1414	V_{PEAK}
V_{PR}	Input-to-output test voltage	After Input/Output safety test subgroup 2/3, V_{PR} = V_{IORM} x 1.2, t = 10 s, Partial discharge < 5 pC	1697	V_{PEAK}
		Method a, After environmental tests subgroup 1, V_{PR} = V_{IORM} x 1.6, t = 10 s, Partial Discharge < 5 pC	2262	
		Method b1, 100% Production test V_{PR} = V_{IORM} x 1.875, t = 1 s Partial discharge < 5 pC	2652	
V_{IOTM}	Maximum transient overvoltage	V_{TEST} = V_{IOTM} t = 60 sec (Qualification) t = 1 sec (100% Production)	4242	V_{PEAK}
R_S	Insulation resistance	V_{IO} = 500 V at T_S	>10^9	Ω
	Pollution degree		2	

(1) Climatic Classification 40/125/21

Table 3. IEC 60664-1 RATINGS TABLE

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic Isolation Group	Material Group	II
Installation classification	Rated mains voltage ≤ 300 V_{RMS}	I–IV
	Rated mains voltage ≤ 600 V_{RMS}	I–III
	Rated mains voltage ≤ 1000 V_{RMS}	I–II

REGULATORY INFORMATION

VDE	TUV	CSA	UL
Certified according to DIN EN 60747-5-2	Certified according to EN/UL/CSA 60950-1 and 61010-1	Approved under CSA Component Acceptance Notice #5A	Recognized under 1577 Component Recognition Program
Basic Insulation Maximum Transient Overvoltage, 4242 V_{PK} Maximum Working Voltage, 1414 V_{PK}	3000 V_{RMS} Reinforced Insulation, 400 V_{RMS} maximum working voltage 3000 V_{RMS} Basic Insulation, 600 V_{RMS} maximum working voltage	4242 V_{PK} Insulation	Single Protection, 2500 V_{RMS}[1]
File Number: 40016131	Certificate Number: U8V 13 09 77311 010	File Number: 220991	File Number: E181974

(1)   Production tested ≥ 3000 V_{RMS} for 1 second in accordance with UL 1577.

IEC SAFETY LIMITING VALUES

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_S	Safety input, output, or supply current	DW-16	θ_{JA} = 72 °C/W, V_I = 5.5V, T_J = 150°C, T_A = 25°C			316	mA
			θ_{JA} = 72 °C/W, V_I = 3.6V, T_J = 150°C, T_A = 25°C			482	
			θ_{JA} = 72 °C/W, V_I = 2.7V, T_J = 150°C, T_A = 25°C			643	
T_S	Maximum case temperature					150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a High-K Test Board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

Figure 5. DW-16 θ_{JC} Thermal Derating Curve per IEC 60747-5-2

APPLICATION INFORMATION

Figure 6. Typical ISO7641 and ISO7631 Application Circuit

Note: For detailed layout recommendations, see Application Note SLLA284, *Digital Isolator Design Guide*.

TYPICAL SUPPLY CURRENT EQUATIONS

(Calculated based on room temperature and typical Silicon process)

ISO7631FM:

At $V_{CC1} = V_{CC2} = 3.3V$

$I_{CC1} = 1.8072 + 0.0244 \times f + 0.0016 \times f \times C_L$

$I_{CC2} = 2.4625 + 0.0252 \times f + 0.0033 \times f \times C_L$

At $V_{CC1} = V_{CC2} = 5V$

$I_{CC1} = 2.3183 + 0.04 \times f + 0.0025 \times f \times C_L$

$I_{CC2} = 3.2582 + 0.0403 \times f + 0.0049 \times f \times C_L$

ISO7631FC:

At $V_{CC1} = V_{CC2} = 3.3V$

$I_{CC1} = 1.1762 + 0.0325 \times f + 0.0017 \times f \times C_L$

$I_{CC2} = 1.5285 + 0.0299 \times f + 0.0033 \times f \times C_L$

At $V_{CC1} = V_{CC2} = 5V$

$I_{CC1} = 1.6001 + 0.0528 \times f + 0.0025 \times f \times C_L$

$I_{CC2} = 2.2032 + 0.0475 \times f + 0.005 \times f \times C_L$

ISO7641FC:

At $V_{CC1} = V_{CC2} = 3.3V$

$I_{CC1} = 1.2162 + 0.0462 \times f + 0.0017 \times f \times C_L$

$I_{CC2} = 1.8054 + 0.0411 \times f + 0.005 \times f \times C_L$

At $V_{CC1} = V_{CC2} = 5V$

$I_{CC1} = 1.6583 + 0.0757 \times f + 0.0025 \times f \times C_L$

$I_{CC2} = 2.5008 + 0.0655 \times f + 0.0076 \times f \times C_L$

I_{CC1} and I_{CC2} are typical supply currents measured in mA; f is data rate measured in Mbps; C_L is the capacitive load on each channel measured in pF.

Figure 7. Device I/O Schematics

TYPICAL CHARACTERISTICS

Figure 8. ISO7631FM Supply Current Per Channel
vs Data Rate

Figure 9. ISO7631FM Supply Current For All Channels
vs Data Rate

Figure 10. ISO7631FC Supply Current Per Channel
vs Data Rate

Figure 11. ISO7631FC Supply Current For All Channels
vs Data Rate

Figure 12. ISO7641FC Supply Current Per Channel
vs Data Rate

Figure 13. ISO7641FC Supply Current For All Channels
vs Data Rate

TYPICAL CHARACTERISTICS (continued)

Figure 14. M-Grade High-Level Output Voltage
vs High-Level Output Current

Figure 15. M-Grade Low-Level Output Voltage
vs Low-Level Output Current

Figure 16. C-Grade High-Level Output Voltage
vs High-Level Output Current

Figure 17. C-Grade Low-Level Output Voltage
vs Low-Level Output Current

Figure 18. V$_{CC}$ Undervoltage Threshold
vs Free Air Temperature

Figure 19. M-Grade Propagation Delay Time
vs Free Air Temperature

TYPICAL CHARACTERISTICS (continued)

**Figure 20. C-Grade Propagation Delay Time
vs Free Air Temperature**

Figure 21. M-Grade Output Jitter vs Data Rate

Figure 22. C-Grade Output Jitter vs Data Rate

**Figure 23. M-Grade Typical Eye Diagram at 150 Mbps,
5 V Operation**

**Figure 24. M-Grade Typical Eye Diagram at 150 Mbps,
3.3 V Operation**

TYPICAL CHARACTERISTICS (continued)

**Figure 25. C-Grade Typical Eye Diagram at 25 Mbps, 5 V Operation**

Figure 26. C-Grade Typical Eye Diagram at 25 Mbps, 3.3 V Operation

REVISION HISTORY

Changes from Original (September 2012) to Revision A   **Page**

Changes from Revision A (September 2012) to Revision B   **Page**

Changes from Revision B (April 2013) to Revision C   **Page**

Changes from Revision C (August 2013) to Revision D   **Page**

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7631FCDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7631FC	Samples
ISO7631FCDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7631FC	Samples
ISO7631FMDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7631FM	Samples
ISO7631FMDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7631FM	Samples
ISO7641FCDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7641FC	Samples
ISO7641FCDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7641FC	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7631FCDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7631FMDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7641FCDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7631FCDWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO7631FMDWR	SOIC	DW	16	2000	367.0	367.0	38.0
ISO7641FCDWR	SOIC	DW	16	2000	367.0	367.0	38.0

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4040000-2/H

TEXAS
INSTRUMENTS

PIN 1 ID
AREA

10.63 / 9.97 TYP

A

1

14X 1.27

16

10.5
10.1
NOTE 3

2X
8.89

8

9

16X 0.51 / 0.31

⊕ 0.25Ⓜ C AⓈ BⓈ

B

7.6
7.4
NOTE 4

C

SEATING PLANE

⌒ 0.1 C

2.65 MAX

SEE DETAIL A

0.33 / 0.10 TYP

GAGE PLANE

0.25

0° - 8°

1.27 / 0.40

(1.4)

0.3 / 0.1

DETAIL A
TYPICAL

4221009/B   07/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

TEXAS INSTRUMENTS
www.ti.com

16X (2)
SYMM
SEE DETAILS
1
16
16X (0.6)
SYMM
14X (1.27)
8
9
R0.05 TYP
(9.3)

IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE

16X (1.65)
SYMM
SEE DETAILS
1
16
16X (0.6)
SYMM
14X (1.27)
8
9
R0.05 TYP
(9.75)

HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

LAND PATTERN EXAMPLE
SCALE:4X

METAL
SOLDER MASK OPENING
0.07 MAX
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK OPENING
METAL
0.07 MIN
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4221009/B   07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SYMM

16X (2)

1

16X (0.6)

16

SYMM

14X (1.27)

8

R0.05 TYP

9

(9.3)

IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE

SYMM

16X (1.65)

1

16X (0.6)

16

SYMM

14X (1.27)

8

R0.05 TYP

9

(9.75)

HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:4X

4221009/B   07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称"设计人员"）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权 负责并确保 应用的安全性， 及设计人员的 应用 （包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的 应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果, (2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何 应用前，将彻底测试该等 应用和 该等应用中所用 TI 产品的 功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称"TI 资源"），旨在帮助设计人员开发整合了 TI 产品的 应用， 如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何 TI知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的 产品， 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。