REF34xx 低漂移、低功耗、小型串联电压基准

1 特性

- 初始精度：±0.05%（最大值）
- 温度系数：6ppm/°C（最大值）
- 运行温度范围：−40°C 至 +125°C
- 输出电流：±10mA
- 低静态电流：95μA（最大值）
- 宽输入电压：12V
- 输出 1/f 噪声（0.1Hz 至 10Hz）：5μV$_{PP}$/V
- 出色的长期稳定性（30ppm/1000 小时）
- 小型 6 引脚 SOT-23 封装

2 应用

- 精密数据采集系统
- PLC 模拟 I/O 模块
- 现场发送器
- 便携式、电池供电类设备
- 工业仪表
- 测试设备
- 电源监控
- LCR 表

3 说明

REF34xx 器件是低温漂
(6 ppm/°C)、低功耗、高精度 CMOS 电压基准，具有 ±0.05% 初始精度、低运行电流以及小于 95μA 的功耗。该器件还提供 5μV$_{p-p}$/V 的极低输出噪声，这使得它在用于噪声关键型系统中的高分辨率数据转换器时能够保持较高的信号完整性。REF34xx 采用小型 SOT-23 封装，具有更高的规格参数并且能够以引脚对引脚方式替代 MAX607x 和 ADR34xx。REF34xx 系列与大多数 ADC 和 DAC 兼容，如 ADS1287、ADUCM360、ADS1112。

该器件的低输出电压迟滞和低长期输出电压漂移进一步提高了稳定性和系统可靠性。此外， 器件的小尺寸和低运行电流 (95μA) 特性使其非常适合便携式和电池供电应用 应用中，低功耗是一个关键问题。

REF34xx 具有 −40°C 至 +125°C 的较宽额定温度范围。有关其他电压选项，请联系 TI 销售代表。

器件信息[1]

部件名称	封装	封装尺寸（标称值）
REF3425	SOT-23 (6)	2.90mm x 1.60mm
REF3430		
REF3433		

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化原理图



Copyright © 2017, Texas Instruments Incorporated

过热时压降与电流负载间的关系



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

目录

1 特性 ... 1
2 应用 ... 1
3 说明 ... 1
4 修订历史记录 ... 2
5 器件比较表 ... 2
6 Pin Configuration and Functions ... 3
7 Specifications ... 4
7.1 Absolute Maximum Ratings ... 4
7.2 ESD Ratings ... 4
7.3 Recommended Operating Conditions ... 4
7.4 Thermal Information ... 4
7.5 Electrical Characteristics ... 5
7.6 Typical Characteristics ... 7
8 Parameter Measurement Information ... 11
8.1 Solder Heat Shift ... 11
8.2 Long-Term Stability ... 12
8.3 Thermal Hysteresis ... 12
8.4 Power Dissipation ... 13
8.5 Noise Performance ... 14
9 Detailed Description ... 15
9.1 Overview ... 15
9.2 Functional Block Diagram ... 15
9.3 Feature Description ... 15
9.4 Device Functional Modes ... 16
10 Applications and Implementation ... 17
10.1 Application Information ... 17
10.2 Typical Application: Basic Voltage Reference Connection ... 17
11 Power-Supply Recommendations ... 19
12 Layout ... 20
12.1 Layout Guidelines ... 20
12.2 Layout Example ... 20
13 器件和文档支持 ... 21
13.1 文档支持 ... 21
13.2 接收文档更新通知 ... 21
13.3 社区资源 ... 21
13.4 商标 ... 21
13.5 静电放电警告 ... 21
13.6 Glossary ... 21
14 机械、封装和可订购信息 ... 21

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (September 2017) to Revision A — **Page**

- 已添加 2 个新输出电压选项器件 REF3430 和 REF3433 的产品发布 ... 1

5 器件比较表

产品	V_{OUT}
REF3425	2.5V
REF3430	3V
REF3433	3.3V

Copyright © 2017, Texas Instruments Incorporated

6 Pin Configuration and Functions

DBV Package
6-Pin SOT-23
Top View



Not to scale

Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	GND_F	Ground	Ground force connection
2	GND_S	Ground	Ground sense connection
3	ENABLE	Input	Enable connection. Enables or disables the device.
4	IN	Power	Input supply voltage connection
5	OUT_S	Output	Reference voltage output sense connection
6	OUT_F	Output	Reference voltage output force connection

Copyright © 2017, Texas Instruments Incorporated

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

		MIN	MAX	UNIT
Input voltage	IN	V_{REF} + 0.05	13	V
	EN	–0.3	IN + 0.3	
Output voltage	V_{REF}	–0.3	5.5	V
Output short circuit current			20	mA
Temperature	Operating, T_A[2]	–55	150	°C
	Storage T_{stg}	–65	170	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) By design, the device is guaranteed functional over the operating temperature of -55°C to 150°C.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±2500	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±1500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
IN	Supply input voltage (I_L = 0 mA, T_A = 25°C)	V_{REF} + V_{DO} [1]		12	V
EN	Enable voltage	0		IN	V
I_L	Output current	–10		10	mA
T_A	Operating temperature	–40	25	125	°C

(1) Dropout voltage

7.4 Thermal Information

THERMAL METRIC[1]		REF34xx	UNIT
		DBV (SOT-23)	
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	185	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	156	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	29.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	33.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter	29.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Copyright © 2017, Texas Instruments Incorporated

7.5 Electrical Characteristics

At T_A = 25°C unless otherwise noted.

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
ACCURACY AND DRIFT								
	Output voltage accuracy	–40°C ≤ T_A ≤ 125°C			–0.05%		0.05%	
	Output voltage temperature coefficient[1]	–40°C ≤ T_A ≤ 125°C				2.5	6	ppm/°C
LINE AND LOAD REGULATION								
$\Delta V_{(O\Delta VIN)}$	Line regulation[2]	V_{IN} = 2.55 V to 12 V , T_A = 25°C				2		ppm/V
		V_{IN} = V_{REF} + V_{DO}[3] to 12 V, −40°C ≤ T_A ≤ 125°C					15	ppm/V
$\Delta V_{(O\Delta IL)}$	Load regulation[2]	I_L = 0 mA to 10 mA, V_{IN} = 3 V, T_A = 25°C	Sourcing			20		ppm/mA
		I_L = 0 mA to 10 mA, V_{IN} = 3 V, −40°C ≤ T_A ≤ 125°C	Sourcing				30	ppm/mA
		I_L = 0 mA to –10 mA, V_{IN} = V_{REF}+ V_{DO}[4], T_A = 25°C	Sinking	REF3425		40		ppm/mA
				REF3430		43		ppm/mA
				REF3433		48		ppm/mA
		I_L = 0 mA to –10 mA, V_{IN} = V_{REF}+ V_{DO}[4], −40°C ≤ T_A ≤ 125°C	Sinking	REF3425			70	ppm/mA
				REF3430			75	ppm/mA
				REF3433			84	ppm/mA
I_{SC}	Short-circuit current (Output shorted to ground)	V_{REF} = 0, T_A = 25°C				18	22	mA
NOISE								
e_n p-p	Output voltage noise[5]	f = 0.1 Hz to 10 Hz				5		µV p-p/V
		f = 10 Hz to 10 kHz				24		µV rms
e_n	Output voltage noise density	f = 1 kHz				0.25		ppm/√Hz
HYSTERESIS AND LONG TERM STABILITY								
	Long-term stability[6]	1000 hours				30		ppm
	Output voltage hysteresis[7]	T_A = 25°C to −40°C to 125°C to 25°C, Cycle 1				30		ppm
		T_A = 25°C to −40°C to 125°C to 25°C, Cycle 2				10		ppm
TURNON								
t_{ON}	Turnon time	0.1% of output voltage settling, C_L = 10 µF, REF34xx				2.5		ms
CAPACITIVE LOAD								
C_L	Stable output capacitor value	−40°C ≤ T_A ≤ 125°C			0.1		10	µF
OUTPUT VOLTAGE								
V_{REF}	Output voltage	REF3425				2.5		V
		REF3430				3		V
		REF3433				3.3		V

(1) Temperature drift is specified according to the box method. See *Feature Description* for more details.
(2) The ppm/V and ppm/mA in line and load regulation can be also expressed as µV/V and µV/mA.
(3) The dropout voltage in line regulation test condition is 50 mV.
(4) The dropout voltage in test condition is 500 mV.
(5) The peak-to-peak noise measurement procedure is explained in more detail in *Noise Performance*.
(6) Long-term stability measurement procedure is explained in more in detail in *Long-Term Stability*.
(7) The thermal hysteresis measurement procedure is explained in more detail in *Thermal Hysteresis*.

Electrical Characteristics (continued)

At T_A = 25°C unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
POWER SUPPLY							
V_{IN}	Input voltage			V_{REF} + V_{DO}		12	V
I_L	Output current capacity	$V_{IN} = V_{REF} + V_{DO}$[4] to 12 V	Sourcing	10			mA
		$V_{IN} = V_{REF} + V_{DO}$[4] to 12 V	Sinking	–10			
I_Q	Quiescent current	−40°C ≤ T_A ≤ 125°C	Active mode		72	95	µA
		−40°C ≤ T_A ≤ 125°C	Shutdown mode		2.5	3	
V_{DO}	Dropout voltage	I_L = 0 mA, T_A = 25°C			50		mV
		I_L = 0 mA, −40°C ≤ T_A ≤ +125°C				100	
		I_L = 10 mA, −40°C ≤ T_A ≤ +125°C				500	
V_{EN}	ENABLE pin voltage	Voltage reference in active mode (EN = 1)		1.6			V
		Voltage reference in shutdown mode (EN = 0)				0.5	
I_{EN}	ENABLE pin leakage current	$V_{EN} = V_{IN}$=12 V, −40°C ≤ T_A ≤ 125°C			1	2	µA

Copyright © 2017, Texas Instruments Incorporated

7.6 Typical Characteristics

at T_A = 25°C, V_{IN} = V_{EN} = 12 V, I_L = 0 mA, C_L = 10 µF, C_{IN} = 0.1 µF (unless otherwise noted)



Figure 1. Temperature Drift



Figure 2. Vin vs Iq over Temperature



Figure 3. Output Voltage Accuracy vs Temperature



Figure 4. Quiescent Current vs Temperature

Typical Characteristics (continued)

at T_A = 25°C, V_{IN} = V_{EN} = 12 V, I_L = 0 mA, C_L = 10 µF, C_{IN} = 0.1 µF (unless otherwise noted)



Figure 5. Power-Supply Rejection Ratio vs Frequency



Figure 6. Line Regulation



Figure 7. Load Regulation Sourcing



Figure 8. Load Regulation Sinking



Figure 9. Noise Performance 10Hz to 10kHz



Figure 10. Load Transient

Copyright © 2017, Texas Instruments Incorporated

Typical Characteristics (continued)

at T_A = 25°C, V_{IN} = V_{EN} = 12 V, I_L = 0 mA, C_L = 10 µF, C_{IN} = 0.1 µF (unless otherwise noted)



Figure 11. Load Transient

Figure 12. Load Transient



Figure 13. Load Transient

Figure 14. Line Transient



Figure 15. Line Transient

Figure 16. Quiescent Current Shutdown Mode

Copyright © 2017, Texas Instruments Incorporated

Typical Characteristics (continued)

at T_A = 25°C, V_{IN} = V_{EN} = 12 V, I_L = 0 mA, C_L = 10 µF, C_{IN} = 0.1 µF (unless otherwise noted)



Figure 17. Thermal Hysteresis Distribution (Cycle 1)



Figure 18. Thermal Hysteresis Distribution (Cycle 2)



Refer to *Solder Heat Shift* for more information

Figure 19. Solder Heat Shift Distribution



Figure 20. Turnon Time (Enable)



Figure 21. 0.1-Hz to 10-Hz Noise (V_{REF})



Figure 22. Long Term Stability - 1000 hours (V_{REF})

Copyright © 2017, Texas Instruments Incorporated

8 Parameter Measurement Information

8.1 Solder Heat Shift

The materials used in the manufacture of the REF34xx have differing coefficients of thermal expansion, resulting in stress on the device die when the part is heated. Mechanical and thermal stress on the device die can cause the output voltages to shift, degrading the initial accuracy specifications of the product. Reflow soldering is a common cause of this error.

In order to illustrate this effect, a total of 32 devices were soldered on four printed circuit boards [16 devices on each printed circuit board (PCB)] using lead-free solder paste and the paste manufacturer suggested reflow profile. The reflow profile is as shown in Figure 23. The printed circuit board is comprised of FR4 material. The board thickness is 1.65 mm and the area is 114 mm × 152 mm.



Figure 23. Reflow Profile

The reference output voltage is measured before and after the reflow process; the typical shift is displayed in Figure 24. Although all tested units exhibit very low shifts (< 0.01%), higher shifts are also possible depending on the size, thickness, and material of the printed circuit board. An important note is that the histograms display the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, as is common on PCBs with surface-mount components on both sides, causes additional shifts in the output bias voltage. If the PCB is exposed to multiple reflows, the device must be soldered in the second pass to minimize its exposure to thermal stress.



Figure 24. Solder Heat Shift Distribution, V_{REF} (%)

8.2 Long-Term Stability

One of the key parameters of the REF34xx references is long-term stability. Typical characteristic expressed as: curves shows the typical drift value for the REF34xx is 30 ppm from 0 to 1000 hours. This parameter is characterized by measuring 32 units at regular intervals for a period of 1000 hours. It is important to understand that long-term stability is not ensured by design and that the output from the device may shift beyond the typical 30 ppm specification at any time. For systems that require highly stable output voltages over long periods of time, the designer should consider burning in the devices prior to use to minimize the amount of output drift exhibited by the reference over time



Figure 25. Long Term Stability - 1000 hours (V_{REF})

8.3 Thermal Hysteresis

Thermal hysteresis is measured with the REF34xx soldered to a PCB, similar to a real-world application. Thermal hysteresis for the device is defined as the change in output voltage after operating the device at 25°C, cycling the device through the specified temperature range, and returning to 25°C. The PCB was baked at 150°C for 30 minutes before thermal hysteresis was measured. Hysteresis can be expressed by Equation 1:

$$V_{HYST} = \left(\frac{| V_{PRE} - V_{POST} |}{V_{NOM}} \right) \times 10^6 \text{ (ppm)}$$

where

- V_{HYST} = thermal hysteresis (in units of ppm)
- V_{NOM} = the specified output voltage
- V_{PRE} = output voltage measured at 25°C pre-temperature cycling
- V_{POST} = output voltage measured after the device has cycled from 25°C through the specified temperature range of –40°C to +125°C and returns to 25°C. (1)

Typical thermal hysteresis distribution is as shown in Figure 26.

Copyright © 2017, Texas Instruments Incorporated

Thermal Hysteresis (continued)



Figure 26. Thermal Hysteresis Distribution (V_{REF})

8.4 Power Dissipation

The REF34xx voltage references are capable of source and sink up to 10 mA of load current across the rated input voltage range. However, when used in applications subject to high ambient temperatures, the input voltage and load current must be carefully monitored to ensure that the device does not exceeded its maximum power dissipation rating. The maximum power dissipation of the device can be calculated with Equation 2:

$$T_J = T_A + P_D \times R_{\theta JA}$$

where

- P_D is the device power dissipation
- T_J is the device junction temperature
- T_A is the ambient temperature
- $R_{\theta JA}$ is the package (junction-to-air) thermal resistance (2)

Because of this relationship, acceptable load current in high temperature conditions may be less than the maximum current-sourcing capability of the device. In no case should the device be operated outside of its maximum power rating because doing so can result in premature failure or permanent damage to the device.

8.5 Noise Performance

Typical 0.1-Hz to 10-Hz voltage noise can be seen in Figure 27 . Device noise increases with output voltage and operating temperature. Additional filtering can be used to improve output noise levels, although care must be taken to ensure the output impedance does not degrade ac performance. Peak-to-peak noise measurement setup is shown in Figure 27.



Figure 27. 0.1-Hz to 10-Hz Noise (V_{REF})

Copyright © 2017, Texas Instruments Incorporated

9 Detailed Description

9.1 Overview

The REF34xx is family of low-noise, precision bandgap voltage references that are specifically designed for excellent initial voltage accuracy and drift. The *Functional Block Diagram* is a simplified block diagram of the REF34xx showing basic band-gap topology.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Supply Voltage

The REF34xx family of references features an extremely low dropout voltage. For loaded conditions, a typical dropout voltage versus load is shown on the front page. The REF34xx features a low quiescent current that is extremely stable over changes in both temperature and supply. The typical room temperature quiescent current is 72 µA, and the maximum quiescent current over temperature is just 95 µA. Supply voltages below the specified levels can cause the REF34xx to momentarily draw currents greater than the typical quiescent current. Use a power supply with a fast rising edge and low output impedance to easily prevent this issue.

9.3.2 Low Temperature Drift

The REF34xx is designed for minimal drift error, which is defined as the change in output voltage over temperature. The drift is calculated using the box method, as described by Equation 3:

$$\text{Drift} = \left(\frac{V_{REF(MAX)} - V_{REF(MIN)}}{V_{REF} \times \text{Temperature Range}} \right) \times 10^6 \quad (3)$$

9.3.3 Load Current

The REF34xx family is specified to deliver a current load of ±10 mA per output. The V_{REF} output of the device are protected from short circuits by limiting the output short-circuit current to 18 mA. The device temperature increases according to Equation 4:

$$T_J = T_A + P_D \times R_{\theta JA} \quad (4)$$

where

- T_J = junction temperature (°C),
- T_A = ambient temperature (°C),
- P_D = power dissipated (W), and
- $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

The REF34xx maximum junction temperature must not exceed the absolute maximum rating of 150°C.

Copyright © 2017, Texas Instruments Incorporated

9.4 Device Functional Modes

9.4.1 EN Pin

When the EN pin of the REF34xx is pulled high, the device is in active mode. The device must be in active mode for normal operation. The REF34xx can be placed in a low-power mode by pulling the ENABLE pin low. When in shutdown mode, the output of the device becomes high impedance and the quiescent current of the device reduces to 2 µA in shutdown mode. The EN pin must not be pulled higher than VIN supply voltage. See the *Thermal Information* for logic high and logic low voltage levels.

9.4.2 Negative Reference Voltage

For applications requiring a negative and positive reference voltage, the REF34xx and OPA735 can be used to provide a dual-supply reference from a 5-V supply. Figure 28 shows the REF34xx used to provide a 2.5-V supply reference voltage. The low drift performance of the REF34xx complements the low offset voltage and zero drift of the OPA735 to provide an accurate solution for split-supply applications. Take care to match the temperature coefficients of R1 and R2.



Copyright © 2017, Texas Instruments Incorporated

Figure 28. REF34xx and OPA735 Create Positive and Negative Reference Voltages

Copyright © 2017, Texas Instruments Incorporated

10 Applications and Implementation

NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

As this device has many applications and setups, there are many situations that this datasheet can not characterize in detail. Basic applications includes positive/negative voltage reference and data acquisition systems. The table below shows the typical application of REF34xx and its companion ADC/DAC.

Table 1. Typical Applications and Companion ADC/DAC

Applications	ADC/DAC
PLC - DCS	DAC8881, ADS8332, ADS8568, ADS8317, ADS8588S, ADS1287
Display Test Equipment	ADS8332
Field Transmitters - Pressure	ADUCM360
Video Surveillance - Thermal Cameras	ADS7279
Medical Blood Glucose Meter	ADS1112

10.2 Typical Application: Basic Voltage Reference Connection

The circuit shown in Figure 29 shows the basic configuration for the REF34xx references. Connect bypass capacitors according to the guidelines in *Input and Output Capacitors*.



Figure 29. Basic Reference Connection

10.2.1 Design Requirements

A detailed design procedure is described based on a design example. For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Example Parameters

DESIGN PARAMETER	VALUE
Input voltage V_{IN}	5 V
Output voltage V_{OUT}	2.5 V
REF34xx input capacitor	1 µF
REF34xx output capacitor	10 µF

Copyright © 2017, Texas Instruments Incorporated

10.2.2 Detailed Design Procedure

10.2.2.1 Input and Output Capacitors

A 1-µF to 10-µF electrolytic or ceramic capacitor can be connected to the input to improve transient response in applications where the supply voltage may fluctuate. Connect an additional 0.1-µF ceramic capacitor in parallel to reduce high frequency supply noise.

A ceramic capacitor of at least a 0.1 µF must be connected to the output to improve stability and help filter out high frequency noise. An additional 1-µF to 10-µF electrolytic or ceramic capacitor can be added in parallel to improve transient performance in response to sudden changes in load current; however, keep in mind that doing so increases the turnon time of the device.

Best performance and stability is attained with low-ESR, low-inductance ceramic chip-type output capacitors (X5R, X7R, or similar). If using an electrolytic capacitor on the output, place a 0.1-µF ceramic capacitor in parallel to reduce overall ESR on the output.

10.2.2.2 4-Wire Kelvin Connections

Current flowing through a PCB trace produces an IR voltage drop, and with longer traces, this drop can reach several millivolts or more, introducing a considerable error into the output voltage of the reference. A 1-inch long, 5-millimeter wide trace of 1-ounce copper has a resistance of approximately 100 mΩ at room temperature; at a load current of 10 mA, this can introduce a full millivolt of error. In an ideal board layout, the reference must be mounted as close as possible to the load to minimize the length of the output traces, and, therefore, the error introduced by voltage drop. However, in applications where this is not possible or convenient, force and sense connections (sometimes referred to as Kelvin sensing connections) are provided as a means of minimizing the IR drop and improving accuracy.

Kelvin connections work by providing a set of high impedance voltage-sensing lines to the output and ground nodes. Because very little current flows through these connections, the IR drop across their traces is negligible, and the output and ground

It is always advantageous to use Kelvin connections whenever possible. However, in applications where the IR drop is negligible or an extra set of traces cannot be routed to the load, the force and sense pins for both V_{OUT} and GND can simply be tied together, and the device can be used in the same fashion as a normal 3-terminal reference (as shown in **Figure 26**).

10.2.2.3 V_{IN} Slew Rate Considerations

In applications with slow-rising input voltage signals, the reference exhibits overshoot or other transient anomalies that appear on the output. These phenomena also appear during shutdown as the internal circuitry loses power.

To avoid such conditions, ensure that the input voltage wave-form has both a rising and falling slew rate close to 6 V/ms.

10.2.2.4 Shutdown/Enable Feature

The REF34xx references can be switched to a low power shut-down mode when a voltage of 0.5 V or lower is input to the ENABLE pin. Likewise, the reference becomes operational for ENABLE voltages of 1.6 V or higher. During shutdown, the supply current drops to less than 2 µA, useful in applications that are sensitive to power consumption.

If using the shutdown feature, ensure that the ENABLE pin voltage does not fall between 0.5 V and 1.6 V because this causes a large increase in the supply current of the device and may keep the reference from starting up correctly. If not using the shutdown feature, however, the ENABLE pin can simply be tied to the IN pin, and the reference remains operational continuously.

Copyright © 2017, Texas Instruments Incorporated

10.2.3 Application Curves



Figure 30. Quiescent Current vs Temperature



Figure 31. Quiescent Current Shutdown Mode

11 Power-Supply Recommendations

The REF34xx family of references feature an extremely low-dropout voltage. These references can be operated with a supply of only 50 mV above the output voltage. TI recommends a supply bypass capacitor ranging between 0.1 µF to 10 µF.

Copyright © 2017, Texas Instruments Incorporated

12 Layout

12.1 Layout Guidelines

Figure 32 illustrates an example of a PCB layout for a data acquisition system using the REF34xx. Some key considerations are:

- Connect low-ESR, 0.1-µF ceramic bypass capacitors at V_{IN}, V_{REF} of the REF34xx.
- Decouple other active devices in the system per the device specifications.
- Using a solid ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup.
- Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.

12.2 Layout Example



Figure 32. Layout Example

版权 © 2017, Texas Instruments Incorporated

13 器件和文档支持

13.1 文档支持

13.1.1 相关文档

如需相关文档，请参阅：

- *《INA21x 电压输出、低侧或高侧测量、双向、零漂移系列分流监控器》*
- *《低漂移双向单电源低侧电流感应参考设计》*

13.2 接收文档更新通知

要接收文档更新通知，请导航至 TI.com 上的器件产品文件夹。请单击右上角的*提醒我* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

13.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 *TI 的工程师对工程师 (E2E) 社区。*此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 *TI 参考设计支持* 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

13.4 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.5 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。 精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

13.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
REF3425IDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-250C-1 YEAR	-40 to 125	19ED	Samples
REF3430IDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1H6D	Samples
REF3433IDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1H5D	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G6) PLASTIC SMALL-OUTLINE PACKAGE



NOTES:
- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- E. Falls within JEDEC MO-178 Variation AB, except minimum lead width.

DBV (R-PDSO-G6) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. Publication IPC-7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称"设计人员"）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权 负责并确保 应用的安全性， 及设计人员的 应用 （包括应用中使用的所有 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的 应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何 应用前， 将彻底测试该等 应用和 和该等应用所用 TI 产品的 功能而设计。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称"TI 资源"），旨在帮助设计人员开发整合了 TI 产品的 应用， 如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时， 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准而设计。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的 产品， 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司