



SLLS736A - JULY 2006 - REVISED MAY 2008

MULTIPOINT-LVDS QUAD DIFFERENTIAL LINE DRIVER

FEATURES

- Differential Line Drivers for 30-Ω to 55-Ω Loads and Data Rates⁽¹⁾ Up to 200 Mbps, Clock Frequencies up to 100 MHz
- Supports Multipoint Bus Architectures
- Meets the Requirements of TIA/EIA-899
- Operates from a Single 3.3-V Supply
- Characterized for Operation from -40°C to 85°C
- 16-Pin SOIC (JEDEC MS-012) and 16-Pin TSSOP (JEDEC MS-153) Packaging


APPLICATIONS

- AdvancedTCA[™] (ATCA[™]) Clock Bus Driver
- Clock Distribution
- Backplane or Cabled Multipoint Data Transmission in Telecommunications, Automotive, Industrial, and Other Computer Systems
- Cellular Base Stations
- Central-Office and PBX Switching
- Bridges and Routers
- Low-Power High-Speed Short-Reach Alternative to TIA/EIA-485

DESCRIPTION

The SN65MLVD047A is a quadruple line driver that complies with the TIA/EIA-899 standard, Electrical Characteristics of Multipoint-Low-Voltage Differential Signaling (M–LVDS). The output current of this M–LVDS device has been increased, in comparison to standard LVDS compliant devices, in order to support doubly terminated transmission lines and heavily loaded backplane bus applications. Backplane applications generally require impedance matching termination resistors at both ends of the bus. The effective impedance of a doubly terminated bus can be as low as 30 Ω due to the bus terminations, as well as the capacitive load of bus interface devices. SN65MLVD047A drivers allow for operation with loads as low as 30 Ω . The SN65MLVD047A devices allow for multiple drivers to be present on a single bus. SN65MLVD047A drivers are high impedance when disabled or unpowered. Driver edge rate control is incorporated to support operation. The M-LVDS standard allows up to 32 nodes (drivers and/or receivers) to be connected to the same media in a backplane when multiple bus stubs are expected from the main transmission line to interface devices. The SN65MLVD047A provides 9-kV ESD protection on all bus

LOGIC DIAGRAM (POSITIVE LOGIC)



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

⁽¹⁾The data rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second). AdvancedTCA and ATCA are trademarks of the PCI Industrial Computer Manufacturers Group.

SLLS736A - JULY 2006 - REVISED MAY 2008



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NUMBER	PACKAGE MARKING	PACKAGE/CARRIER			
SN65MLVD047AD	MLVD047A	16-Pin SOIC/Tube			
SM65MLVD047ADR	MLVD047A	16-Pin SOIC/Tape and Reel			
SN65MLVD047APW	BUL	16-Pin TSSOP/Tube			
SM65MLVD047APWR	BUL	16-Pin TSSOP/Tape and Reel			

NOTE: For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

PACKAGE DISSIPATION RATINGS

PACKAGE	PCB JEDEC STANDARD	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C ⁽¹⁾	T _A = 85°C POWER RATING
D(16)	Low-K ⁽²⁾	898 mW	7.81 mW/°C	429 mW
DW(4.0)	Low-K ⁽²⁾	592 mW	5.15 mW/°C	283 mw
PW(16)	High-K ⁽³⁾	945 mW	8.22 mW/°C	452 mw

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

			UNITS			
Supply voltage range ⁽²⁾ , V ₀	Supply voltage range ⁽²⁾ , V _{CC}					
Input voltage range, VI	A, EN, EN		-0.5 V to 4 V			
Output voltage range, VO	Y, Z		–1.8 V to 4 V			
	Harrison Davids Mandal(3)	Y and Z	±9 kV			
	Human Body Model ⁽³⁾	All pins	±4 kV			
Electrostatic discharge	Charged-Device Model ⁽⁴⁾	All pins	±1500 V			
Electrostatic discharge	Machine Model ⁽⁵⁾	200 V				
Junction temperature, T _J			140°C			

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ In accordance with the Low-K thermal metric difinitions of EIA/JESD51-3.

⁽³⁾ In accordance with the High-K thermal metric difinitions of EIA/JESD51-7.

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to the circuit ground terminal.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method A114-B.

⁽⁴⁾ Tested in accordance with JEDEC Standard 22, Test Method C101-A.

⁽⁵⁾ Tested in accordance with JEDEC Standard 22, Test Method A115-A.



RECOMMENDED OPERATING CONDITIONS (see Figure 1)

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, V _{IH}	2		V _{CC}	V
Low-level input voltage, V _{IL}	0		0.8	V
Voltage at any bus terminal (separate or common mode) V _Y or V _Z	-1.4		3.8	V
Differential load resistance, R _L	30		55	Ω
Signaling rate, 1/t _{UI}			200	Mbps
Clock frequency, f			100	MHz
Junction temperature, T _J	-40		125	°C

THERMAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT	
	Low-K board ⁽¹⁾ , no airflow	D	128			
	Low-K board ⁽¹⁾ , no airflow		194.2		°C/W	
Junction-to-ambient thermal resistance, $\Theta_{\mbox{\scriptsize JA}}$	Low-K board ⁽¹⁾ , 150 LFM	DW	146.8			
	Low-K board ⁽¹⁾ , 250 LFM	PW	133.1		1	
	High-K board ⁽²⁾ , no airflow		121.6			
lunation to book the world varietance (High-K board ⁽²⁾	D	51.1		°C/W	
Junction-to-board thermal resistance, Θ _{JB}	High-K board -/	PW	85.3		C/VV	
lunction to each thormal resistance O		D	45.4		°C/W	
Junction-to-case thermal resistance, Θ_{JC}		PW	34.7	34.7		
Device power dissipation, P _D	EN = V_{CC} , \overline{EN} = GND, R_L = 50 Ω , Input 100 MHz 50 % duty cycle square all data inputs, T_A = 85°C	wave to		288.5	mW	

⁽¹⁾ In accordance with the Low-K thermal metric difinitions of EIA/JESD51–3.

ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAME	TER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
	Cumply augment	Driver enabled	EN = V_{CC} , \overline{EN} = GND, R_L = 50 Ω , All data inputs = V_{CC} or GND		59	70	mA
Icc	Supply current	Driver disabled	EN = GND, \overline{EN} = V_{CC} , R_L = No load, All data inputs = V_{CC} or GND		2	4	MA

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply voltage.

⁽²⁾ In accordance with the High-K thermal metric difinitions of EIA/JESD51-7.



ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP(2)	MAX	UNIT
LVTTL (EN,	EN, 1A:4A)					
I _{IH}	High-level input current	V _{IH} = 2 V or V _{CC}	0		10	μΑ
I _{IL}	Low-level input current	V _{IL} = GND or 0.8 V	0		10	μΑ
C _i	Input capacitance	$V_I = 0.4 \sin(30E6\pi t) + 0.5 V^{(3)}$		5		pF
M-LVDS (1)	(/1Z:4Y/4Z)					
V _{YZ}	Differential output voltage magnitude		480		650	mV
$\Delta V_{YZ} $	Change in differential output voltage magnitude between logic states	See Figure 2	-50		50	mV
V _{OS(SS)}	Steady-state common-mode output voltage		0.8		1.2	V
$\Delta V_{OS(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV
V _{OS(PP)}	Peak-to-peak common-mode output voltage				150	mV
V _{Y(OC)}	Maximum steady-state open-circuit output voltage	05	0		2.4	V
V _{Z(OC)}	Maximum steady-state open-circuit output voltage	See Figure 7	0		2.4	V
V _{P(H)}	Voltage overshoot, low-to-high level output	0 5: 5			1.2 V _{SS}	٧
$V_{P(L)}$	Voltage overshoot, high-to-low level output	See Figure 5	-0.2 V _{SS}			V
I _{OS}	Differential short-circuit output current magnitude	See Figure 4			24	mA
loz	High-impedance state output current	-1.4 V ≤ (V _Y or V _Z)∏≤3.8 V, Other output = 1.2 V	-15		10	μΑ
I _{O(OFF)}	Power-off output current	-1.4 V ≤ (V _Y or V _Z)[\searrow 3.8 V, Other output = 1.2 V, V _{CC} [\Longrightarrow 1.5 V	-10		10	μΑ
C _Y or C _Z	Output capacitance	$\begin{array}{c} V_Y \text{ or } V_Z = 0.4 \text{ sin} (30\text{E}6\pi t) + \\ 0.5 \text{ V, } ^{(3)} \\ \text{Other outputs at 1.2 V, driver} \\ \text{disabled} \end{array}$		3		pF
C _{YZ}	Differential output capacitance	$V_{YZ} = 0.4 \sin(30E6\pi t) V$, $^{(3)}$ Driver disabled			2.5	pF
C _{Y/Z}	Output capacitance balance, (C _Y /C _Z)		0.99		1.01	

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

 ⁽²⁾ All typical values are at 25°C and with a 3.3-V supply voltage.
 (3) HP4194A impedance analyzer (or equivalent)



SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pLH}	Propagation delay time, low-to-high-level output		1	1.5	2.4	ns
t _{pHL}	Propagation delay time, high-to-low-level output		1	1.5	2.4	ns
t _r	Differential output signal rise time				1.9	ns
t _f	Differential output signal fall time	See Figure 5	1		1.9	ns
t _{sk(o)}	Output skew ⁽²⁾				100	ps
t _{sk(p)}	Pulse skew (t _{pHL} - t _{pLH})			22	100	ps
t _{sk(pp)}	Part-to-part skew ⁽³⁾				600	ps
t _{jit(per)}	Period jitter, rms (1 standard deviation) ⁽⁴⁾	See Figure 8, All data inputs 100 MHz clock input		0.2	1	ps
t _{jit(c-c)}	Cycle-to-cycle jitter ⁽⁴⁾	See Figure 8, All data inputs 100 MHz clock input		5	36	ps
t _{jit(pp)}	Peak-to-peak jitter ⁽³⁾⁽⁵⁾	See Figure 8, All data inputs 200 Mbps 2 ¹⁵ –1 PRBS input		46	158	ps
t _{pZH}	Enable time, high-impedance-to-high-level output	Con Figure 6			9	ns
t _{pZL}	Enable time, high-impedance-to-low-level output	See Figure 6			9	ns
t _{pHZ}	Disable time, high-level-to-high-impedance output	Con Figure C	-		10	ns
t_{pLZ}	Disable time, low-level-to-high-impedance output	See Figure 6	•		10	ns

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply voltage.

⁽²⁾ $t_{sk(p)}$, output skew is the magnitude of the time difference in propagation delay times between any specified terminals of a device.
(3) $t_{sk(p)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

⁽⁴⁾ Stimulus jitter has been subtracted from the measurements.

⁽⁵⁾ Peak-to-peak jitter includes jitter due to pulse skew $(t_{sk(p)})$.



PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver Voltage and Current Definitions



NOTE: All resistors are 1% tolerance.

Figure 2. Differential Output Voltage Test Circuit



- NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse frequency = 500 kHz, duty cycle = $50 \pm 1\%$.
 - B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
 - C. R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.
 - D. The measurement of VOS(PP) is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 3. Test Circuit and Definitions for the Common-Mode Output Voltage






Figure 4. Short-Circuit Test Circuit





- NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 500 kHz, duty cycle = $50 \pm 1\%$.
 - B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
 - C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
 - D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



- NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 500 kHz, duty cycle = 50 ± 5%
 - B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
 - C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
 - D. The measurement is made on test equipment with a –3 dB bandwidth of at least 1 GHz.

Figure 6. Driver Enable and Disable Time Circuit and Definitions







Figure 7. Driver Maximum Steady State Output Voltage



NOTES:A. All input pulses are supplied by an Agilent 8304A Stimulus System.

- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50 \pm 1% duty cycle clock input.
- D. Peak-to-peak jitter is measured using a 200 Mbps 2¹⁵–1 PRBS input.

Figure 8. Driver Jitter Measurement Waveforms



DEVICE INFORMATION

PIN ASSIGNMENTS



DEVICE FUNCTION TABLE

	INPUTS	OUT	PUTS	
D	EN	EN	Υ	Z
L	Н	L	L	Н
Н	Н	L	Н	L
OPEN	Н	L	L	Н
Х	L or OPEN	X	Z	Z
Х	Х	H or OPEN	Z	Z


DRIVER OUTPUT

H = high level, L = low level, Z = high impedance, X = Don't care

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

DRIVER INPUT AND ACTIVE-HIGH ENABLE

EGGIVALENT INTO I AND COTT OF COTTEMATIC DIAGRAMO



360 kΩ 400 Ω 7 V

ACTIVE-LOW ENABLE



TYPICAL CHARACTERISTICS





Figure 9



RMS SUPPLY CURRENT

Figure 10




Figure 11




Figure 12



TYPICAL CHARACTERISTICS




Figure 13




Figure 15




Figure 14




Figure 16



APPLICATION INFORMATION

SYNCHRONIZATION CLOCK IN ADVANCEDTCA

Advanced Telecommunications Computing Architecture, also known as AdvancedTCA, is an open architecture to meet the needs of the rapidly changing communications network infrastructure. M–LVDS bused clocking is recommended by the ATCA.

The ATCA specification includes requirements for three redundant clock signals. An 8-KHz and a 19.44-MHz clock signal, as well as an user-defined clock signal are included in the specification. The SN65MLVD047A quad driver supports distribution of these three ATCA clock signals, supporting operation beyond 100 MHz, which is the highest clock frequency included in the ATCA specification. A pair of SN65MLVD047A devices can be used to support the ATCA redundancy requirements.

MULTIPOINT CONFIGURATION

The SN65MLVD047A is designed to meet or exceed the requirement of the TIA/EIA-899 (M-LVDS) standard, which allows multipoint communication on a shared bus.

Multipoint is a bus configuration with multiple drivers and receivers present. An example is shown in Figure 17. The figure shows transceivers interfacing to the bus, but a combination of drivers, receivers, and transceivers is also possible. Termination resistors need to be placed on each end of the bus, with the termination resistor value matched to the loaded bus impedance.




Figure 17. Multipoint Architecture

MULTIDROP CONFIGURATION

Multidrop configuration is similar to multipoint configuration, but only one driver is present on the bus. A multidrop system can be configured with the driver at one end of the bus, or in the middle of the bus. When a driver is located at one end, a single termination resistor is located at the far end, close to the last receiver on the bus. Alternatively, the driver can be located in the middle of the bus, to reduce the maximum flight time. With a centrally located driver, termination resistors are located at each end of the bus. In both cases the termination resistor value should be matched to the loaded bus impedance. Figure 18 shows examples of both cases.






Figure 18. Multidrop Architectures With Different Driver Locations

UNUSED CHANNEL

A $360-k\Omega$ pull-down resistor is built in every LVTTL input. The unused driver inputs should be left floating or connected to ground. The low-level output of an unused enabled driver may oscillate if left floating and should be connected to ground. If the input is floating or connected to ground, the unused Y (non-inverting) output of an enabled driver should be connected to ground. The unused Z (inverting) should be left floating.





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN65MLVD047AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047A	Samples
SN65MLVD047ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047A	Samples
SN65MLVD047ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047A	Samples
SN65MLVD047ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MLVD047A	Samples
SN65MLVD047APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BUL	Samples
SN65MLVD047APWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BUL	Samples
SN65MLVD047APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BUL	Samples
SN65MLVD047APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BUL	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

11-Apr-2013

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Aug-2016

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	Ν	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

I	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
I	SN65MLVD047ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
I	SN65MLVD047APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 24-Aug-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65MLVD047ADR	SOIC	D	16	2500	367.0	367.0	38.0
SN65MLVD047APWR	TSSOP	PW	16	2000	367.0	367.0	38.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity