# **Power MOSFET** 40 V, 2.8 mΩ, 110 A, Single N–Channel

#### Features

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- $\bullet \ Low \ Q_G$  and Capacitance to Minimize Driver Losses
- NVMFS5C450NLWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T1 = 25°C unless otherwise noted)



# **ON Semiconductor®**

#### www.onsemi.com

| V <sub>(BR)DSS</sub> | R <sub>DS(ON)</sub> MAX | I <sub>D</sub> MAX |
|----------------------|-------------------------|--------------------|
| 40 V                 | 2.8 m $\Omega$ @ 10 V   | 110 A              |
| 40 V                 | 4.4 mΩ @ 4.5 V          | HUA                |

| Paran   | neter                  |                            | Symbol                            | Value           | Unit |
|---|------------------------|----------------------------|-----------------------------------|-----------------|------|
| Drain-to-Source Voltag  | е                      |                            | V <sub>DSS</sub>                  | 40              | V    |
| Gate-to-Source Voltage  | Gate-to-Source Voltage |                            | V <sub>GS</sub>                   | ±20             | V    |
| Continuous Drain  |                        | $T_{C} = 25^{\circ}C$      | I <sub>D</sub>                    | 110             | А    |
| Current R <sub>θJC</sub><br>(Notes 1, 3)                          | Steady                 | T <sub>C</sub> = 100°C     |                                   | 81              | 1    |
| Power Dissipation   | State                  | $T_{C} = 25^{\circ}C$      | PD                                | 68              | W    |
| $R_{\theta JC}$ (Note 1)  |                        | $T_{C} = 100^{\circ}C$     |                                   | 34              | 1    |
| Continuous Drain  |                        | T <sub>A</sub> = 25°C      | I <sub>D</sub>                    | 27              | А    |
| Current R <sub>θJA</sub><br>(Notes 1, 2, 3)                       | Steady                 | T <sub>A</sub> = 100°C     |                                   | 19              | 1    |
| Power Dissipation   | State                  | T <sub>A</sub> = 25°C      | PD                                | 3.7             | W    |
| $R_{\theta JA}$ (Notes 1 & 2)                                     |                        | T <sub>A</sub> = 100°C     |                                   | 1.6             | 1    |
| Pulsed Drain Current  | T <sub>A</sub> = 25    | °C, t <sub>p</sub> = 10 μs | I <sub>DM</sub>                   | 740             | А    |
| Operating Junction and  | Storage T              | emperature                 | T <sub>J</sub> , T <sub>stg</sub> | –55 to<br>+ 175 | °C   |
| Source Current (Body D  | iode)                  |                            | ۱ <sub>S</sub>                    | 76              | Α    |
| Single Pulse Drain-to-S<br>Energy (I <sub>L(pk)</sub> = 7 A)      | Source Av              | alanche                    | E <sub>AS</sub>                   | 215             | mJ   |
| Lead Temperature for Soldering Purposes (1/8" from case for 10 s) |                        | ΤL                         | 260                               | °C              |      |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


#### THERMAL RESISTANCE MAXIMUM RATINGS


| Parameter                                   | Symbol          | Value | Unit |
|---|-----------------|-------|------|
| Junction-to-Case - Steady State             | $R_{\theta JC}$ | 2.2   | °C/W |
| Junction-to-Ambient - Steady State (Note 2) | $R_{\theta JA}$ | 41    |      |

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.

3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.





#### **ORDERING INFORMATION**


See detailed ordering, marking and shipping information on page 5 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise specified)


| Parameter  | Symbol                                   | Test Condition  |                             | Min | Тур      | Max | Unit    |
|--|--|---|-----------------------------|-----|----------|-----|---------|
| OFF CHARACTERISTICS  |  |   |                             |     |          |     |         |
| Drain-to-Source Breakdown Voltage                            | V <sub>(BR)DSS</sub>                     | $V_{GS}$ = 0 V, $I_D$ = 250 $\mu$ A   |                             | 40  |          |     | V       |
| Drain-to-Source Breakdown Voltage<br>Temperature Coefficient | V <sub>(BR)DSS</sub> /<br>T <sub>J</sub> |   |                             |     | 1.6      |     | mV/°C   |
| Zero Gate Voltage Drain Current                              | I <sub>DSS</sub>                         | V <sub>GS</sub> = 0 V,  | $T_J = 25^{\circ}C$         |     |          | 10  |         |
|  |  | V <sub>DS</sub> = 40 V  | T <sub>J</sub> = 125°C      |     |          | 250 | μΑ      |
| Gate-to-Source Leakage Current                               | I <sub>GSS</sub>                         | V <sub>DS</sub> = 0 V, V <sub>G</sub>   | <sub>S</sub> = 20 V         |     |          | 100 | nA      |
| ON CHARACTERISTICS (Note 4)                                  |  |   |                             |     |          |     |         |
| Gate Threshold Voltage                                       | V <sub>GS(TH)</sub>                      | $V_{GS} = V_{DS}, I_{DS}$   | o = 60 μA                   | 1.2 |          | 2.0 | V       |
| Threshold Temperature Coefficient                            | V <sub>GS(TH)</sub> /T <sub>J</sub>      |   |                             |     | -5.3     |     | mV/°C   |
| Drain-to-Source On Resistance                                | R <sub>DS(on)</sub>                      | V <sub>GS</sub> = 4.5 V   | I <sub>D</sub> = 40 A       |     | 3.5      | 4.4 | mΩ      |
|  |  | V <sub>GS</sub> = 10 V  | I <sub>D</sub> = 40 A       |     | 2.3      | 2.8 | 1       |
| Forward Transconductance                                     | 9 <sub>FS</sub>                          | V <sub>DS</sub> =15 V, I <sub>I</sub>   | <sub>D</sub> = 40 A         |     | 120      |     | S       |
| CHARGES, CAPACITANCES & GATE RE                              | SISTANCE                                 |   |                             |     |          |     |         |
| Input Capacitance  | C <sub>ISS</sub>                         |   |                             |     | 2100     |     |         |
| Output Capacitance   | C <sub>OSS</sub>                         | V <sub>GS</sub> = 0 V, f = 1 M⊦   | łz, V <sub>DS</sub> = 20 V  |     | 1000     |     | pF      |
| Reverse Transfer Capacitance                                 | C <sub>RSS</sub>                         |   |                             |     | 42       |     | 1       |
| Total Gate Charge  | Q <sub>G(TOT)</sub>                      | $V_{GS}$ = 4.5 V, $V_{DS}$ =  | 20 V; I <sub>D</sub> = 40 A |     | 16       |     | nC      |
| Total Gate Charge  | Q <sub>G(TOT)</sub>                      | V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 2   | 20 V; I <sub>D</sub> = 40 A |     | 35       |     | nC      |
| Threshold Gate Charge  | Q <sub>G(TH)</sub>                       |   |                             |     | 4        |     |         |
| Gate-to-Source Charge  | Q <sub>GS</sub>                          | $V_{GS}$ = 4.5 V, $V_{DS}$ = 20 V; $I_{D}$ = 40 A   |                             |     | 7        |     | nC<br>V |
| Gate-to-Drain Charge   | Q <sub>GD</sub>                          |   |                             |     | 5        |     |         |
| Plateau Voltage  | V <sub>GP</sub>                          |   |                             |     | 3.2      |     |         |
| SWITCHING CHARACTERISTICS (Note §                            | 5)                                       |   |                             |     |          |     |         |
| Turn-On Delay Time   | t <sub>d(ON)</sub>                       |   |                             |     | 11       |     |         |
| Rise Time  | t <sub>r</sub>                           | Vcs = 4.5 V. Vr   | $r_{0} = 20 V_{c}$          |     | 110      |     | 1       |
| Turn-Off Delay Time  | t <sub>d(OFF)</sub>                      | $\begin{array}{l} V_{GS} = 4.5 \; V, \; V_{DS} = 20 \; V, \\ I_{D} = 40 \; A, \; R_{G} = 1 \; \Omega \end{array}$ |                             |     | 21       |     | ns      |
| Fall Time  | t <sub>f</sub>                           |   |                             |     | 5        |     |         |
| DRAIN-SOURCE DIODE CHARACTERIS                               | TICS                                     |   |                             |     | <u> </u> |     |         |
| Forward Diode Voltage  | V <sub>SD</sub>                          | V <sub>GS</sub> = 0 V,  | $T_J = 25^{\circ}C$         |     | 0.84     | 1.2 |         |
|  |  | $I_{\rm S} = 40 \rm{A}$   | T <sub>J</sub> = 125°C      |     | 0.72     |     | V       |
| Reverse Recovery Time  | t <sub>RR</sub>                          | V <sub>GS</sub> = 0 V, dI <sub>s</sub> /dt = 100 A/µs,<br>I <sub>S</sub> = 40 A                                   |                             |     | 41       |     |         |
| Charge Time  | ta                                       |   |                             |     | 19       |     | ns      |
| Discharge Time   | t <sub>b</sub>                           |   |                             |     | 22       |     | 1       |
| Reverse Recovery Charge                                      | Q <sub>RR</sub>                          |   |                             | L   | 31       |     | nC      |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Pulse Test: pulse width  $\leq 300 \ \mu$ s, duty cycle  $\leq 2\%$ . 5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Characteristics

| Device              | Marking | Package                            | Shipping <sup>†</sup> |
|---------------------|---------|------------------------------------|-----------------------|
| NVMFS5C450NLT1G     | 5C450L  | DFN5<br>(Pb–Free)                  | 1500 / Tape & Reel    |
| NVMFS5C450NLWFT1G   | 450LWF  | DFN5<br>(Pb-Free, Wettable Flanks) | 1500 / Tape & Reel    |
| NVMFS5C450NLT3G     | 5C450L  | DFN5<br>(Pb–Free)                  | 5000 / Tape & Reel    |
| NVMFS5C450NLWFT3G   | 450LWF  | DFN5<br>(Pb-Free, Wettable Flanks) | 5000 / Tape & Reel    |
| NVMFS5C450NLAFT1G   | 5C450L  | DFN5<br>(Pb–Free)                  | 1500 / Tape & Reel    |
| NVMFS5C450NLWFAFT1G | 450LWF  | DFN5<br>(Pb-Free, Wettable Flanks) | 1500 / Tape & Reel    |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### www.onsemi.com 5





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER: | 98AON14036D               | Electronic versions are uncontrolled except whe   |             |  |  |
|------------------|---------------------------|---|-------------|--|--|
| STATUS:          | ON SEMICONDUCTOR STANDARD | accessed directly from the Document Repository.<br>versions are uncontrolled except when stam |             |  |  |
| NEW STANDARD:    | REF TO JEDEC MO-240A      | "CONTROLLED COPY" in red.   |             |  |  |
| DESCRIPTION:     | DFN5 5X6, 1.27P (SO-8FL)  |   | PAGE 1 OF 2 |  |  |





#### DOCUMENT NUMBER: 98AON14036D

PAGE 2 OF 2

| ISSUE | REVISION   | DATE        |
|-------|--|-------------|
| 0     | RELEASED FOR PRODUCTION. REQ. BY K. KIME.  | 13 JAN 2004 |
| Α     | ADDED STYLE 1. REQ. BY K. KIME.  | 23 MAR 2004 |
| В     | ADDED DIMENSION M AND SOLDERING FOOTPRINT. UPDATED DESCRIPTION. REQ. BY K. KIME.                 | 31 AUG 2005 |
| С     | CHANGED DIMENSION A NOM FROM 0.99 TO 1.00 & MAX FROM 1.20 TO 1.10.<br>REQ. BY L. DELUCA.         | 29 JUN 2007 |
| D     | CHANGED PACKAGE DESCRIPTION FROM DFN6 TO DFN5. REQ. BY D. TRUHITTE.                              | 31 MAR 2009 |
| E     | ADDED STYLE 2. REQ. BY D. TRUHITTE.  | 17 AUG 2010 |
| F     | CORRECTED MARKING DIAGRAM TO ADD LOT TRACEABILITY. REQ. BY J. CARTER.                            | 12 APR 2012 |
| G     | CHANGED K DIMENSIONS TO 1.2 MIN, 1.35 NOM, 1.5 MAX. REQ. BY D. TRUHITTE.                         | 23 APR 2012 |
| Н     | MODIFIED DIMENSIONS D1, D2, E1, & E2. REQ. BY I. MARIANO.  | 05 MAR 2013 |
| J     | ADDED MIN AND MAX VALUES TO DIMENSIONS D AND E. REQ. BY D. TRUHITTE.                             | 17 JUN 2014 |
| К     | CHANGED DIMENSION L1 TO NOMINAL VALUE OF 0.125. REQ. BY D. TRUHITTE.                             | 10 JUL 2014 |
| L     | ROTATED SOLDER FOOTPRINT 180 DEGREES TO MATCH TOP VIEW PIN ONE ORIENTATION. REQ. BY D. TRUHITTE. | 26 SEP 2014 |
| М     | CHANGED NOMINAL VALUES FOR DIMENSIONS G AND L TO 0.575. REQ. BY I.<br>HYLAND.                    | 27 MAY 2015 |
|       |  |             |
|       |  |             |
|       |  |             |
|       |  |             |
|       |  |             |
|       |  |             |
|       |  |             |

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death aSCILLC was negligent regarding the design or manufacture of the part. SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit Phone: 421 33 790 2910

For additional information, please contact your local

Sales Representative