

## FEATURES

- TIA/EIA RS-485 compliant over full supply range
- 3.0 V to 5.5 V operating voltage range on  $V_{CC}$
- ESD protection on the bus pins
  - IEC 61000-4-2  $\geq \pm 12$  kV contact discharge
  - IEC 61000-4-2  $\geq \pm 12$  kV air discharge
  - HBM  $\geq \pm 30$  kV
- Full hot swap support (glitch free power-up/power-down)
- High speed 50 Mbps data rate
- Full receiver short circuit, open circuit, and bus idle failsafe
- Extended temperature range up to 125°C
- Profibus compliant at  $V_{CC} \geq 4.5$  V
- Half-duplex
- Allows connection of up to 128 nodes onto the bus
- Space-saving package options
  - 8-lead 3 mm  $\times$  3 mm MSOP package
  - 8-lead narrow body SOIC\_N package

## APPLICATIONS

- Industrial fieldbuses
- Process control
- Building automation
- Profibus networks
- Motor control servo drives and encoders

## GENERAL DESCRIPTION

The [ADM3065E](#) is a 3.0 V to 5.5 V, IEC electrostatic discharge (ESD) protected RS-485 transceiver, allowing the device to withstand  $\pm 12$  kV contact discharges on the transceiver bus pins without latch-up or damage.

The [ADM3065E](#) is suitable for high speed 50 Mbps bidirectional data communication on multipoint bus transmission lines. The [ADM3065E](#) has a  $\frac{1}{4}$  unit load input impedance, which allows up to 128 transceivers on a bus.

The [ADM3065E](#) is a half-duplex RS-485 transceiver, fully compliant to the Profibus® standard with increased 2.1 V bus differential voltage at  $V_{CC} \geq 4.5$  V.

This RS-485 transceiver is available in two space-saving packages: the 8-lead 3 mm  $\times$  3 mm MSOP package and the 8-lead narrow body SOIC package.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Table 1. Summary of the [ADM3065E](#) Half-Duplex Operating Conditions—Data Rate Capability Across Temperature, Power Supply, and Package

Maximum Data Rate (Mbps) <sup>1</sup>	Maximum $V_{CC}$ (V)	Maximum Temperature	Package Description
50	5.5	-40°C to +105°C	8-Lead SOIC_N and 8-Lead MSOP
50	3.6	-40°C to +125°C	8-Lead SOIC_N and 8-Lead MSOP

<sup>1</sup> The [ADM3065E](#) data input (DI) is transmitting 50 Mbps clock data, and the [ADM3065E](#) driver enable (DE) is enabled for 50% of the DI transmit time.

Models with operating temperature ranges of -40°C to +125°C and -40°C to +85°C are available.

Excessive power dissipation caused by bus contention or by output shorting is prevented by a thermal shutdown circuit. If, during fault conditions, a significant temperature increase is detected in the internal driver circuitry, this feature forces the driver output into a high impedance state.

The [ADM3065E](#) guarantees a logic high receiver output when the receiver inputs are shorted, open, or connected to a terminated transmission line with all drivers disabled.

Table 1 presents an overview of the [ADM3065E](#) data rate capability across temperature and power supply in 8-lead SOIC\_N and 8-lead MSOP packages. Refer to the Ordering Guide for model numbering.

## TABLE OF CONTENTS

Features .....	1	Theory of Operation .....	12
Applications.....	1	High Speed IEC ESD Protected RS-485.....	12
Functional Block Diagram .....	1	High Driver Differential Output Voltage.....	12
General Description .....	1	±12 kV IEC 61000-4-2 ESD Protection.....	12
Revision History .....	2	Truth Tables.....	13
Specifications.....	3	Receiver Fail-Safe .....	13
Timing Specifications .....	4	Hot-Swap Capability.....	13
Timing Diagrams.....	5	128 Transceivers on the Bus.....	13
Absolute Maximum Ratings.....	6	Driver Output Protection.....	13
Thermal Resistance .....	6	Applications Information .....	14
ESD Caution.....	6	Isolated High Speed RS-485 Node.....	15
Pin Configuration and Function Descriptions.....	7	Outline Dimensions .....	17
Test Circuits.....	8	Ordering Guide .....	17
Typical Performance Characteristics .....	9		

## REVISION HISTORY

3/2017—Revision 0: Initial Version

## SPECIFICATIONS

$V_{CC} = 3.0\text{ V}$  to  $5.5\text{ V}$ ,  $T_A = T_{MIN}$  ( $-40^\circ\text{C}$ ) to  $T_{MAX}$  ( $+125^\circ\text{C}$ ), unless otherwise noted. All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V}$  unless otherwise noted.

Table 2.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments	
<b>POWER SUPPLY</b>							
Supply Current	$I_{CC}$		2	7.5	mA	No load, $DE = V_{CC}$ , $\overline{RE} = 0\text{ V}$	
				7.5	mA	No load, $DE = V_{CC}$ , $\overline{RE} = V_{CC}$	
				4.5	mA	No load, $DE = 0\text{ V}$ , $\overline{RE} = 0\text{ V}$	
				172	mA	50 Mbps, $R_L = 54\ \Omega$ , $DE = V_{CC}$ , $\overline{RE} = 0\text{ V}$	
Supply Current in Shutdown Mode	$I_{SHDN}$		67	75	mA	50 Mbps, $R_L = 54\ \Omega$ , $DE = V_{CC}$ , $\overline{RE} = 0\text{ V}$ ( $V_{CC} = 3.0\text{ V}$ )	
				450	$\mu\text{A}$	$DE = 0\text{ V}$ , $\overline{RE} = V_{CC}$	
<b>DRIVER</b>							
Differential Outputs							
Output Voltage, Loaded	$ V_{OD2} $		2.0	$V_{CC}$	V	$V_{CC} \geq 3.0\text{ V}$ , $R = 50\ \Omega$ , see Figure 7	
			1.5	$V_{CC}$	V	$V_{CC} \geq 3.0\text{ V}$ , $R = 27\ \Omega$ (RS-485), see Figure 7	
			2.1	$V_{CC}$	V	$V_{CC} \geq 4.5\text{ V}$ , $R = 50\ \Omega$ , see Figure 7	
			2.1	$V_{CC}$	V	$V_{CC} \geq 4.5\text{ V}$ , $R = 27\ \Omega$ (RS-485), see Figure 7	
			$ V_{OD3} $	1.5	$V_{CC}$	V	$V_{CC} \geq 3.0\text{ V}$ , $-7\text{ V} \leq V_{CM} \leq +12\text{ V}$ , see Figure 8
			$ V_{OD3} $	2.1	$V_{CC}$	V	$V_{CC} \geq 4.5\text{ V}$ , $-7\text{ V} \leq V_{CM} \leq +12\text{ V}$ , see Figure 8
$\Delta V_{OD} $ for Complementary Output States	$\Delta V_{OD} $			0.2	V	$R = 27\ \Omega$ or $50\ \Omega$ , see Figure 7	
Common-Mode Output Voltage	$V_{OC}$			3.0	V	$R = 27\ \Omega$ or $50\ \Omega$ , see Figure 7	
$\Delta V_{OC} $ for Complementary Output States	$\Delta V_{OC} $			0.2	V	$R = 27\ \Omega$ or $50\ \Omega$ , see Figure 7	
Output Short-Circuit Current	$I_{OS}$	-250		250	mA	$-7\text{ V} < V_{OUT} < +12\text{ V}$	
Logic Inputs (DE, $\overline{RE}$ , DI)							
Input Voltage							
Low	$V_{IL}$			$0.33 \times V_{CC}$	V	$DE, \overline{RE}, DI, 3.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$	
High	$V_{IH}$	$0.67 \times V_{CC}$			V	$DE, \overline{RE}, DI, 3.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$	
Input Current	$I_I$	-2		+2	$\mu\text{A}$	$DE, \overline{RE}, DI, 3.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}, 0\text{ V} \leq V_{IN} \leq V_{CC}$	
<b>RECEIVER</b>							
Differential Inputs							
Differential Input Threshold Voltage	$V_{TH}$	-200	-125	-30	mV	$-7\text{ V} < V_{CM} < +12\text{ V}$	
Input Voltage Hysteresis	$V_{HYS}$		30		mV	$-7\text{ V} < V_{CM} < +12\text{ V}$	
Input Current (A, B)	$I_I$			0.25	mA	$DE = 0\text{ V}, V_{CC} = \text{powered/unpowered}, V_{IN} = 12\text{ V}$	
				-0.20	mA	$DE = 0\text{ V}, V_{CC} = \text{powered/unpowered}, V_{IN} = -7\text{ V}$	
Line Input Resistance	$R_{IN}$	48			k $\Omega$	$-7\text{ V} \leq V_{TST} \leq +12\text{ V}$	
Logic Outputs							
Output Voltage							
Low	$V_{OL}$			0.4	V	$I_{OUT} = +2\text{ mA}, V_{ID} \leq -0.2\text{ V}$	
High	$V_{OH}$	2.4			V	$I_{OUT} = -2\text{ mA}, V_{ID} \geq +0.2\text{ V}$	
Short-Circuit Current				85	mA	$V_{OUT} = \text{GND or } V_{CC}$	
Three-State Output Leakage	$I_{OZR}$			$\pm 2$	$\mu\text{A}$	$RO = 0\text{ V or } V_{CC}$	

**TIMING SPECIFICATIONS**


$V_{CC} = 3.0\text{ V}$  to  $5.5\text{ V}$ ,  $T_A = T_{MIN} (-40^\circ\text{C})$  to  $T_{MAX} (+125^\circ\text{C})$ , unless otherwise noted. All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V}$ , unless otherwise noted.

**Table 3.**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>DRIVER</b>						
Maximum Data Rate <sup>1</sup>		50			Mbps	
Propagation Delay	$t_{DPLH}, t_{DPHL}$		9	15	ns	$R_{LDIFF} = 54\ \Omega, C_{L1} = C_{L2} = 100\text{ pF}$ , see Figure 9
Skew	$t_{DSKEW}$		1	2	ns	$R_{LDIFF} = 54\ \Omega, C_{L1} = C_{L2} = 100\text{ pF}$ , see Figure 9
Rise/Fall Times	$t_{DR}, t_{DF}$		4	6.7	ns	$R_{LDIFF} = 54\ \Omega, C_{L1} = C_{L2} = 100\text{ pF}$ , see Figure 9
Enable to Output High	$t_{DZH}$		10	30	ns	$R_L = 110\ \Omega, C_L = 50\text{ pF}$ , see Figure 10
Enable to Output Low	$t_{DZL}$		10	30	ns	$R_L = 110\ \Omega, C_L = 50\text{ pF}$ , see Figure 10
Disable Time from Low	$t_{DLZ}$		10	30	ns	$R_L = 110\ \Omega, C_L = 50\text{ pF}$ , see Figure 10
Disable Time from High	$t_{DHZ}$		10	30	ns	$R_L = 110\ \Omega, C_L = 50\text{ pF}$ , see Figure 10
Enable Time from Shutdown to High	$t_{DZH(SHDN)}$			2000	ns	$R_L = 110\ \Omega, C_L = 50\text{ pF}$ , see Figure 10
Enable Time from Shutdown to Low	$t_{DZL(SHDN)}$			2000	ns	$R_L = 110\ \Omega, C_L = 50\text{ pF}$ , see Figure 10
<b>RECEIVER</b>						
Maximum Data Rate		50			Mbps	
Propagation Delay	$t_{RPLH}, t_{RPHL}$			35	ns	$C_L = 15\text{ pF},  V_{ID}  \geq 1.5\text{ V}$ , see Figure 11
Skew/Pulse Width Distortion	$t_{RSKEW}$			3	ns	$C_L = 15\text{ pF},  V_{ID}  \geq 1.5\text{ V}, V_{CM} = 1.5\text{ V}$ , see Figure 11
Enable to Output High	$t_{RZH}$		10	35	ns	$R_L = 1\text{ k}\Omega, C_L = 15\text{ pF},  V_{ID}  \geq 1.5\text{ V}$ , DE high, see Figure 13
Enable to Output Low	$t_{RZL}$		10	35	ns	$R_L = 1\text{ k}\Omega, C_L = 15\text{ pF},  V_{ID}  \geq 1.5\text{ V}$ , DE high, see Figure 13
Disable Time from Low	$t_{RLZ}$		10	35	ns	$R_L = 1\text{ k}\Omega, C_L = 15\text{ pF},  V_{ID}  \geq 1.5\text{ V}$ , see Figure 13
Disable Time from High	$t_{RHZ}$		10	35	ns	$R_L = 1\text{ k}\Omega, C_L = 15\text{ pF},  V_{ID}  \geq 1.5\text{ V}$ , see Figure 13
Enable from Shutdown to High	$t_{RZH(SHDN)}$			2000	ns	$R_L = 1\text{ k}\Omega, C_L = 15\text{ pF},  V_{ID}  \geq 1.5\text{ V}$ , see Figure 12
Enable from Shutdown to Low	$t_{RZL(SHDN)}$			2000	ns	$R_L = 1\text{ k}\Omega, C_L = 15\text{ pF},  V_{ID}  \geq 1.5\text{ V}$ , see Figure 12
<b>TIME TO SHUTDOWN</b>	$t_{SHDN}$	40			ns	

<sup>1</sup> Maximum data rate assumes a ratio of  $t_{DR}:t_{BIT}:t_{DF}$  equal to 1:1:1.

**TIMING DIAGRAMS**



NOTES  
 1.  $V_{OD}$  IS THE DIFFERENCE BETWEEN A AND B, WITH  $+V_{OD}$  BEING THE MAXIMUM POINT OF  $V_{OD}$ , AND  $-V_{OD}$  BEING THE MINIMUM POINT OF  $V_{OD}$ .

Figure 2. Driver Propagation Delay Rise and Fall Timing Diagram




Figure 3. Driver Enable and Disable Timing Diagram




Figure 4. Receiver Propagation Delay Timing Diagram




Figure 5. Receiver Enable and Disable Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
$V_{CC}$ to GND	6 V
Digital Input/Output Voltage (DE, $\overline{RE}$ , DI, and RO)	-0.3 V to $V_{CC} + 0.3$ V
Driver Output/Receiver Input Voltage	-9 V to +14 V
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to + 150°C
Continuous Total Power Dissipation	
8-Lead SOIC_N	0.225 W
8-Lead MSOP	0.151 W
Maximum Junction Temperature	150°C
Lead Temperature	
Soldering (10 Sec)	300°C
Vapor Phase (60 Sec)	215°C
Infrared (15 Sec)	220°C
ESD on the Bus Pins (A and B)	
IEC 61000-4-2 Contact Discharge	±12 kV
IEC 61000-4-2 Air Discharge	
Ten Positive and Ten Negative Discharges	±12 kV
Three Positive or Negative Discharges	±15 kV
ESD Human Body Model (HBM)	
On the Bus Pins (A and B)	>±30 kV
All Other Pins	±8 kV

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered on a circuit board for surface-mount packages.

Table 5. Thermal Resistance

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
8-Lead SOIC_N	110.88	58.63	°C/W
8-Lead MSOP	165.69	49.61	°C/W

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 6. ADM3065E 8-Lead Narrow Body SOIC\_N and 8-Lead MSOP

Table 6. Pin Function Descriptions

Pin Number	Mnemonic	Description
1	RO	Receiver Output Data. This output is high when $(A - B) > -30 \text{ mV}$ and low when $(A - B) < -200 \text{ mV}$ . This output is tristated when the receiver is disabled, that is, when $\overline{\text{RE}}$ is driven high.
2	$\overline{\text{RE}}$	Receiver Enable Input. This is an active low input. Driving this input low enables the receiver, and driving it high disables the receiver.
3	DE	Driver Output Enable. A logic high level on this pin enables the driver differential outputs, A and B. A logic low level places the driver output into a high impedance state.
4	DI	Transmit Data Input. Data to be transmitted by the driver is applied to this input.
5	GND	Ground.
6	A	Noninverting Driver Output/Receiver Input. When the driver is disabled, or when $V_{\text{CC}}$ is powered down, Pin A is put into a high impedance state to avoid overloading the bus.
7	B	Inverting Driver Output/Receiver Input. When the driver is disabled, or when $V_{\text{CC}}$ is powered down, Pin B is put into a high impedance state to avoid overloading the bus.
8	$V_{\text{CC}}$	3.0 V to 5.5 V Power Supply. It is recommended adding a 0.1 $\mu\text{F}$ decoupling capacitor between Pin $V_{\text{CC}}$ and Pin GND.

TEST CIRCUITS




Figure 7. Driver Voltage Measurements




Figure 8. Driver Voltage Measurements over Common-Mode Range




Figure 9. Driver Propagation Delay




Figure 10. Driver Enable/Disable




Figure 11. Receiver Propagation Delay/Skew




Figure 12. Receiver Enable/Disable from Shutdown




Figure 13. Receiver Enable/Disable



### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 14. Shutdown Current ( $I_{SHDN}$ ) vs. Temperature




Figure 17. Driver Differential Propagation Delay vs. Temperature, 50 Mbps




Figure 15. Supply Current ( $I_{CC}$ ) vs. Temperature, Data Rate = 50 Mbps,  $V_{CC} = 3.3V$




Figure 18. Driver Propagation Delay at 50 Mbps




Figure 16. Supply Current ( $I_{CC}$ ) vs. Temperature, Data Rate = 50 Mbps,  $V_{CC} = 5.0V$




Figure 19. Driver Output Current vs. Driver Differential Output Voltage




Figure 20. Driver Differential Output Voltage vs. Temperature




Figure 23. Receiver Propagation Delay at 50 Mbps,  $|V_{ID}| \geq 1.5 V$




Figure 21. Driver Output Current vs. Driver Output High Voltage




Figure 24. Receiver Propagation Delay vs. Temperature, 50 Mbps




Figure 22. Driver Output Current vs. Driver Output Low Voltage




Figure 25. Receiver Output Current vs. Receiver Output Low Voltage ( $V_{CC} = 3.3 V$ )




Figure 26. Receiver Output Current vs. Receiver Output High Voltage ( $V_{CC} = 3.3\text{ V}$ )




Figure 29. Supply Current ( $I_{CC}$ ) vs. Data Rate with  $54\ \Omega$  Load Resistance




Figure 27. Receiver Output High Voltage vs. Temperature




Figure 30. Supply Current ( $I_{CC}$ ) vs. Data Rate with No Load Resistance




Figure 28. Receiver Output Low Voltage vs. Temperature

## THEORY OF OPERATION

### HIGH SPEED IEC ESD PROTECTED RS-485

The [ADM3065E](#) is a 3.0 V to 5.5 V, 50 Mbps RS-485 transceiver with IEC 61000-4-2 Level 4 ESD protection on the bus pins.

The [ADM3065E](#) can withstand up to  $\pm 12$  kV contact discharge on transceiver bus pins (A and B) without latch-up or damage.

### HIGH DRIVER DIFFERENTIAL OUTPUT VOLTAGE

The [ADM3065E](#) has characteristics optimized for use in Profibus applications. When powered at  $V_{CC} \geq 4.5$  V, the [ADM3065E](#) driver output differential voltage meets or exceeds the Profibus requirements of 2.1 V with a  $54 \Omega$  load.

### IEC 61000-4-2 ESD PROTECTION

ESD is the sudden transfer of electrostatic charge between bodies at different potentials caused by near contact or induced by an electric field. It has the characteristics of high current in a short time period. The primary purpose of the IEC 61000-4-2 test is to determine the immunity of systems to external ESD events outside the system during operation. IEC 61000-4-2 describes testing using two coupling methods: contact discharge and air discharge. Contact discharge implies a direct contact between the discharge gun and the equipment under test (EUT). During air discharge testing, the charged electrode of the discharge gun is moved toward the EUT until a discharge occurs as an arc across the air gap. The discharge gun does not make direct contact with the EUT. A number of factors affect the results and repeatability of the air discharge test, including humidity, temperature, barometric pressure, distance, and rate of approach to the EUT. This method is a better representation of an actual ESD event but is not as repeatable. Therefore, contact discharge is the preferred test method.

During testing, the data port is subjected to at least 10 positive and 10 negative single discharges. Selection of the test voltage is dependent on the system end environment.

Figure 31 shows the 8 kV contact discharge current waveform as described in the IEC 61000-4-2 specification. Some of the key waveform parameters are rise times of less than 1 ns and pulse widths of approximately 60 ns.




Figure 31. IEC 61000-4-2 ESD Waveform (8 kV)

Figure 32 shows the 8 kV contact discharge current waveform from the IEC 61000-4-2 standard compared to the human body model (HBM) ESD 8 kV waveform. Figure 32 shows that the two standards specify a very different waveform shape and peak current. The peak current associated with a IEC 61000-4-2 8 kV pulse is 30 A, whereas the corresponding peak current for HBM ESD is more than five times less, at 5.33 A. The other difference is the rise time of the initial voltage spike, with the IEC 61000-4-2 ESD waveform having a much faster rise time of 1 ns, compared to the 10 ns associated with the HBM ESD waveform. The amount of power associated with an IEC ESD waveform is much greater than that of a HBM ESD waveform. The HBM ESD standard requires the EUT to be subjected to 3 positive and 3 negative discharges, while in comparison the IEC ESD Standard requires 10 positive and 10 negative discharge tests.

The [ADM3065E](#) with IEC 61000-4-2 ESD ratings is better suited for operation in harsh environments compared to other RS-485 transceivers that state varying levels of HBM ESD protection.




Figure 32. IEC 61000-4-2 ESD Waveform 8 kV Compared to HBM ESD Waveform 8 kV

**TRUTH TABLES**

Table 7. Transmitting Truth Table

Supply Status (V <sub>CC</sub> )	Inputs <sup>1</sup>			Transmitting Outputs <sup>2</sup>	
	$\overline{RE}$	DE	DI	A	B
On	X	1	1	1	0
On	X	1	0	0	1
On	0	0	X	High-Z	High-Z
On	1	0	X	High-Z	High-Z
Off	X	X	X	High-Z	High-Z

<sup>1</sup> X means don't care.<sup>2</sup> High-Z means high impedance.

Table 8. Receiving Truth Table

Supply Status (V <sub>CC</sub> )	Inputs <sup>1</sup>			Outputs (RO) <sup>2,3</sup>
	A – B	$\overline{RE}$	DE	
On	>–0.03 V	0	X	1
On	<–0.2 V	0	X	0
On	–0.2 V < A – B < –0.03 V	0	X	1
On	Inputs open/shorted	0	X	1
On	X	1	X	High-Z
Off	X	X	X	High-Z

<sup>1</sup> X means don't care.<sup>2</sup> 1 means indeterminate.<sup>3</sup> High-Z means high impedance.**RECEIVER FAIL-SAFE**

The ADM3065E guarantees a logic high receiver output when the receiver inputs are shorted, open, or connected to a terminated transmission line with all drivers disabled; set the receiver input threshold between –30 mV and –200 mV. If the differential receiver input voltage (A – B) is greater than or equal to –30 mV, the RO pin is logic high.

If the A – B input is less than or equal to –200 mV, RO is logic low. In the case of a terminated bus with all transmitters disabled, the receiver differential input voltage is pulled to 0 V by the termination, resulting in a logic high with a 30 mV minimum noise margin.

**HOT SWAP CAPABILITY****Hot Swap Inputs**

When a circuit board is inserted into a powered (or hot) backplane, differential disturbances to the data bus can lead to data errors. During this period, processor logic output drivers are high impedance and are unable to drive the DE and  $\overline{RE}$  inputs of the RS-485 transceivers to a defined logic level. Leakage currents up to  $\pm 10 \mu\text{A}$  from the high impedance state of the processor logic drivers can cause standard CMOS enable inputs of a transceiver to drift to an incorrect logic level. Additionally, parasitic circuit board capacitance can cause coupling of V<sub>CC</sub> or GND to the enable inputs. Without the hot swap capability, these factors can improperly enable the driver or receiver of the transceiver. When V<sub>CC</sub> rises, an internal pull-down circuit holds DE low and  $\overline{RE}$  high. After the initial power-up sequence, the pull-down circuit becomes transparent resetting the hot swap tolerable input.

**128 TRANSCEIVERS ON THE BUS**

The standard RS-485 receiver input impedance is 12 k $\Omega$  (1 unit load), and the standard driver can drive up to 32 unit loads. The ADM3065E of transceivers has a ¼ unit load receiver input impedance (48 k $\Omega$ ), allowing up to 128 transceivers to be connected in parallel on one communication line. Any combination of these devices and other RS-485 transceivers with a total of 32 unit loads or fewer can be connected to the line.


**DRIVER OUTPUT PROTECTION**

The ADM3065E features two methods to prevent excessive output current and power dissipation caused by faults or by bus contention. Current limit protection on the output stage provides immediate protection against short circuits over the whole common-mode voltage range. In addition, a thermal shutdown circuit forces the driver outputs into a high impedance state if the die temperature rises excessively. This circuitry is designed to disable the driver outputs when a die temperature of 150°C is reached. As the device cools, the drivers are reenabled at a temperature of 140°C.

## APPLICATIONS INFORMATION

The ADM3065E transceiver is designed for bidirectional data communications on multipoint bus transmission lines. Figure 33 shows a typical network applications circuit.

To minimize reflections, terminate the line at both ends with a termination resistor (the value of the termination resistor must be equal to the characteristic impedance of the cable used) and keep stub lengths off the main line as short as possible.



**NOTES**

1. THE MAXIMUM NUMBER OF NODES IS 128.
2.  $R_T$  IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE USED.

Figure 33. ADM3065E Typical Half-Duplex RS-485 Communications Network

1466E-030

### ISOLATED HIGH SPEED RS-485 NODE

Galvanic isolation, with reinforced insulation and 5 kV rms transient withstand voltage, can be added to the ADM3065E using Analog Devices, Inc., iCoupler® and isoPower® technology. The ADuM6401 provides the required four channels of 5 kV rms signal isolation, operating at rates up to 25 Mbps, together with an integrated dc-to-dc converter. The ADuM6401 combines with the ADM3065E, shown in Figure 35, with the V<sub>ISO</sub> pin configured for 3.3 V by connecting the V<sub>SEL</sub> pin to GND<sub>ISO</sub> and a 5 V supply connected to V<sub>DD1</sub>. Operation at 3.3 V ensures the ADM3065E remains within the load capability of ADuM6401 even at 25 Mbps.

Operation at 50 Mbps data rates with isolation of the ADM3065E can be implemented using the ADuM241D quad-channel digital isolator and the ADuM6000 isolated dc-to-dc converter, as shown in Figure 34. The ADuM241D can operate at a data rate of up to 150 Mbps, offering the precise timing required to fully support the ADM3065E at 50 Mbps.

Operation of ADM3065E at 3.3 V allows operation at the 50 Mbps data rate.

If 5 V operation is desired, V<sub>SEL</sub> on ADuM6000 can be tied to V<sub>ISO</sub>, and the maximum supported data rate becomes lower (for example, <10 Mbps). Refer to the Typical Performance Characteristics section, ADuM241D data sheet, and the ADuM6000 data sheet.

The dc-to-dc converters in the ADuM6401 and ADuM6000 isoPower devices provide regulated, isolated power to the ADM3065E (and the ADuM241D). These isoPower devices use high frequency switching elements to transfer power through their transformers. Take care during printed circuit board (PCB) layout to meet emissions standards. See the AN-0971 Application Note for PCB layout recommendations.




Figure 34. Signal and Power Isolated 50 Mbps RS-485 Solution (Simplified Diagram—All Connections Not Shown)





Figure 35. Signal and Power Isolated 25 Mbps RS-485 Solution (Simplified Diagram—All Connections Not Shown)

14665-031




OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA  
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 36. 8-Lead Standard Small Outline Package [SOIC\_N]  
 Narrow Body  
 (R-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 37. 8-Lead Mini Small Outline Package [MSOP]  
 (RM-8)

Dimensions shown in millimeters

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADM3065EARZ	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADM3065EARZ-R7	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADM3065EBRZ	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADM3065EBRZ-R7	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADM3065EARMZ	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8
ADM3065EARMZ-R7	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8
ADM3065EBRMZ	-40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8
ADM3065EBRMZ-R7	-40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8
EVAL-ADM3065EEBZ		8-Lead SOIC Evaluation Board	
EVAL-ADM3065EEB1Z		8-Lead MSOP Evaluation Board	

<sup>1</sup> Z = RoHS Compliant Part.