

LM22673/-Q1 42V、3A SIMPLE SWITCHER® 特性

降压稳压器

1 特性

- 宽输入电压范围：4.5V 至 42V
- 内部补偿电压模式控制
- 在使用低等效串联电阻 (ESR) 陶瓷电容器时保持稳定
- 120mΩ N 通道金属氧化物半导体场效应晶体管 (MOSFET) PFM 封装
- 100mΩ N 通道 MOSFET 小外形尺寸 (SO) PowerPAD 封装
- 输出电压选项：
-ADJ (输出电压最低为 1.285V)
-5.0 (输出电压固定为 5V)
- $\pm 1.5\%$ 反馈基准精度
- 开关频率为 500kHz
- -40°C 至 125°C 的运行结温范围
- 可调节软启动
- 可调节限流
- 集成引导加载二极管
- 完全 Webench® 启用
- LM22673-Q1 是一款汽车级产品，符合 AEC-Q100 1 级标准 (运行结温范围为 -40°C 至 $+125^{\circ}\text{C}$)
- SO PowerPAD (外露垫)
- PFM (外露垫)

2 应用

- 工业控制
- 电信和数据通信系统
- 嵌入式系统
- 转换自 24V、12V 和 5V 标准输入电源轨

3 说明

LM22673 开关稳压器使用最少的外部组件来提供执行高效高压降压稳压器所需的全部功能。这款稳压器易于使用，且集成了一个 42V N 沟道金属氧化物半导体场效应晶体管 (MOSFET) 开关，可提供高达 3A 的负载电流。并且特有出色的线路和负载调节以及高效率 ($> 90\%$)。电压模式控制提供较短的最小接通时间，从而实现了输入和输出电压间的最宽比率。内部环路补偿意味着用户无需承担计算环路补偿组件的枯燥工作。这款稳压器提供 5V 固定输出和可调输出电压两种选项。500kHz 的开关频率使得小型外部组件的使用成为可能并可实现良好的瞬态响应。通过选择一个单个外部电容器可提供一个可调软启动特性。此外，使用一个单个外部电阻器可在 200kHz 至 1MHz 的范围内对频率进行调节。LM22673 器件还内置有热关断和限流功能，可防止器件发生意外过载。


LM22673 器件是德州仪器 (TI) 的成员 SIMPLE SWITCHER® 系列产品。SIMPLE SWITCHER® 概念使用最少量的外部组件和德州仪器 (TI) WEBENCH® 设计工具提供一套易于使用的完整设计。为了简化设计，TI 的 WEBENCH® 工具包含诸如外部组件计算、电气模拟、散热模拟以及内置电路板等特性。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
LM22673, LM22673-Q1	HSOP (8)	4.89mm x 3.90mm
	TO-263	10.16mm x 9.85mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

简化应用电路原理图



目录

1	特性	1	7.4	Device Functional Modes	10
2	应用	1	8	Applications and Implementation	13
3	说明	1	8.1	Application Information	13
4	修订历史记录	2	8.2	Typical Application	14
5	Pin Configuration and Functions	3	9	Power Supply Recommendations	17
6	Specifications	4	10	Layout	17
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	17
6.2	Handling Ratings	4	10.2	Layout Examples	18
6.3	Handling Ratings: LM22673-Q1	4	10.3	Thermal Considerations	19
6.4	Recommended Operating Conditions	4	11	器件和文档支持	20
6.5	Thermal Information	4	11.1	文档支持	20
6.6	Electrical Characteristics	5	11.2	相关链接	20
6.7	Typical Characteristics	6	11.3	商标	20
7	Detailed Description	7	11.4	静电放电警告	20
7.1	Overview	7	11.5	术语表	20
7.2	Functional Block Diagram	8	12	机械、封装和可订购信息	20
7.3	Feature Description	8			

4 修订历史记录

Changes from Revision N (April 2013) to Revision O

Page



- 已添加 引脚配置和功能部分，处理额定值表，热性能信息表，特性描述部分，器件功能模式，应用和实施部分，电源相关建议部分，布局部分，器件和文档支持部分以及机械、封装和可订购信息部分 **1**
- Deleted *Inverting Regulator Application* **13**

Changes from Revision M (April 2013) to Revision N

Page

- 已更改 国家格式至 TI 格式 **1**

5 Pin Configuration and Functions



Pin Functions

NAME	PIN		TYPE	DESCRIPTION	APPLICATION INFORMATION
	SO PowerPAD	PFM			
BOOT	1	3	I	Bootstrap input	Provides the gate voltage for the high side NFET.
NC	2	—	—	Not Connected	Pin is not electrically connected inside the chip. Pin does function as thermal conductor.
IADJ	3	5	I	Current limit adjust input pin	A resistor attached between this pin and GND can be used to set the current limit threshold. Pin can be left floating and internal setting will be default.
FB	4	6	I	Feedback input	Feedback input to regulator.
SS	5	7		Soft-Start pin	Used to increase soft-start time. See Soft-Start section of data sheet.
GND	6	4	—	Ground input to regulator; system common	System ground pin.
VIN	7	2	I	Input voltage	Supply input to the regulator.
SW	8	1	O	Switch output	Switching output of regulator.
EP	EP	EP	—	Exposed Pad	Connect to ground. Provides thermal connection to PCB. See Thermal Considerations .

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V _{IN} to GND		43	V
SS, IADJ Pin Voltage	–0.5	7	V
SW to GND ⁽¹⁾	–5	V _{IN}	V
Boot Pin Voltage		V _{SW} + 7	V
FB Pin Voltage	–0.5	7	V
Power Dissipation	Internally Limited		
Junction Temperature		150	°C

For soldering specifications, refer to Application Report *Absolute Maximum Ratings for Soldering* (SNOA549).

- (1) The absolute maximum specification of the 'SW to GND' applies to dc voltage. An extended negative voltage limit of –10 V applies to a pulse of up to 50 ns.

6.2 Handling Ratings

	MIN	MAX	UNIT	
T _{stg} Storage temperature range	–65	150	°C	
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	–2	2	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Handling Ratings: LM22673-Q1

	MIN	MAX	UNIT	
T _{stg} Storage temperature range	–65	150	°C	
V _(ESD) Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	–2	2	kV

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.4 Recommended Operating Conditions

	MIN	MAX	UNIT
V _{IN} Supply Voltage	4.5	42	V
Junction Temperature	–40	125	°C

6.5 Thermal Information

THERMAL METRIC ⁽¹⁾	LM22673		UNIT
	DDA	NDR	
	8 PINS	7 PINS	
R _{θJA} Junction-to-ambient thermal resistance	60	22	°C/W

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report (SPRA953).

6.6 Electrical Characteristics

Typical values represent the most likely parametric norm at $T_A = T_J = 25^\circ\text{C}$, and are provided for reference purposes only. Unless otherwise specified: $V_{IN} = 12\text{ V}$.

PARAMETER		TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
LM22673-5.0						
V_{FB}	Feedback Voltage	$V_{IN} = 8\text{ V to }42\text{ V}$	4.925	5.0	5.075	V
		$V_{IN} = 8\text{ V to }42\text{ V}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	4.9		5.1	
LM22673-ADJ						
V_{FB}	Feedback Voltage	$V_{IN} = 4.7\text{ V to }42\text{ V}$	1.266	1.285	1.304	V
		$V_{IN} = 4.7\text{ V to }42\text{ V}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	1.259		1.311	
ALL OUTPUT VOLTAGE VERSIONS						
I_Q	Quiescent Current	$V_{FB} = 5\text{ V}$	3.4			mA
		$V_{FB} = 5\text{ V}, -40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	6			
V_{ADJ}	Current Limit Adjust Voltage		0.8			V
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.65		0.9	
I_{CL}	Current Limit		3.4	4.2	5.3	A
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	3.35		5.5	
$R_{DS(ON)}$	Switch On-Resistance	PFM Package	0.12			Ω
		PFM Package, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.22			
		SO PowerPAD Package	0.10			
		SO PowerPAD Package, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	0.20			
f_O	Oscillator Frequency		500			kHz
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	400		600	
T_{OFFMIN}	Minimum Off-time		200			ns
		$-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	100		300	
T_{ONMIN}	Minimum On-time		100			ns
I_{BIAS}	Feedback Bias Current	$V_{FB} = 1.3\text{ V (ADJ Version Only)}$	230			nA
I_{SS}	Soft-start Current	EN Input = 0 V	50			μA
		EN Input = 0 V, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	30		70	
T_{SD}	Thermal Shutdown Threshold		150			$^\circ\text{C}$

- (1) MIN and MAX limits are 100% production tested at 25°C . Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate TI's Average Outgoing Quality Level (AOQL).
- (2) Typical values represent most likely parametric norms at the conditions specified and are not ensured.

6.7 Typical Characteristics

$V_{in} = 12\text{ V}$, $T_J = 25^\circ\text{C}$ (unless otherwise specified)




Figure 1. Efficiency vs I_{OUT} and V_{IN}
 $V_{OUT} = 3.3\text{ V}$




Figure 2. Current Limit vs Temperature




Figure 3. Normalized Switching Frequency vs Temperature




Figure 4. Feedback Bias Current vs Temperature




Figure 5. Normalized Feedback Voltage vs Temperature




Figure 6. Normalized $R_{DS(ON)}$ vs Temperature

Typical Characteristics (continued)

$V_{in} = 12\text{ V}$, $T_J = 25^\circ\text{C}$ (unless otherwise specified)




Figure 7. Normalized Feedback Voltage vs Input Voltage




Figure 8. Soft-Start Current vs Temperature




Figure 9. Current Limit vs IADJ Resistor


7 Detailed Description

7.1 Overview

The LM22673 device incorporates a voltage mode constant frequency PWM architecture. In addition, input voltage feedforward is used to stabilize the loop gain against variations in input voltage. This allows the loop compensation to be optimized for transient performance. The power MOSFET, in conjunction with the diode, produce a rectangular waveform at the switch pin, that swings from about zero volts to V_{IN} . The inductor and output capacitor average this waveform to become the regulator output voltage. By adjusting the duty cycle of this waveform, the output voltage can be controlled. The error amplifier compares the output voltage with the internal reference and adjusts the duty cycle to regulate the output at the desired value.

The internal loop compensation of the -ADJ option is optimized for outputs of 5V and below. If an output voltage of 5V or greater is required, the -5.0 option can be used with an external voltage divider. The minimum output voltage is equal to the reference voltage, that is, 1.285 V (typ).

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 UVLO

The LM22673 also incorporates an input undervoltage lock-out (UVLO) feature. This prevents the regulator from turning on when the input voltage is not great enough to properly bias the internal circuitry. The rising threshold is 4.3 V (typ) while the falling threshold is 3.9 V (typ).

7.3.2 Soft-Start

The soft-start feature allows the regulator to gradually reach steady-state operation, thus reducing start-up stresses. The internal soft-start feature brings the output voltage up in about 500 μ s. This time can be extended by using an external capacitor connected to the SS pin. Values in the range of 100 nF to 1 μ F are recommended. The approximate soft-start time can be estimated from [Equation 1](#).

$$T_{SS} \approx 26 \times 10^3 \cdot C_{SS} \quad (1)$$

Soft-start is reset any time the part is shut down or a thermal overload event occurs.

Feature Description (continued)

7.3.3 Boot-Strap Supply

The LM22673 incorporates a floating high-side gate driver to control the power MOSFET. The supply for this driver is the external boot-strap capacitor connected between the BOOT pin and SW. A good quality 10 nF ceramic capacitor must be connected to these pins with short, wide PCB traces. One reason the regulator imposes a minimum off-time is to ensure that this capacitor recharges every switching cycle. A minimum load of about 5 mA is required to fully recharge the boot-strap capacitor in the minimum off-time. Some of this load can be provided by the output voltage divider, if used.

7.3.4 Internal Compensation

The LM22673 has internal loop compensation designed to provide a stable regulator over a wide range of external power stage components. The internal compensation of the -ADJ option is optimized for output voltages below 5 V. If an output voltage of 5 V or greater is needed, the -5.0 option with an external resistor divider can be used.

Ensuring stability of a design with a specific power stage (inductor and output capacitor) can be tricky. The LM22673 stability can be verified using the [WEBENCH Designer](#) online circuit simulation tool. A quick start spreadsheet can also be downloaded from the online product folder.

The complete transfer function for the regulator loop is found by combining the compensation and power stage transfer functions. The LM22673 has internal type III loop compensation, as detailed in [Figure 10](#). This is the approximate "straight line" function from the FB pin to the input of the PWM modulator. The power stage transfer function consists of a dc gain and a second order pole created by the inductor and output capacitor(s). Due to the input voltage feedforward employed in the LM22673, the power stage dc gain is fixed at 20 dB. The second order pole is characterized by its resonant frequency and its quality factor (Q). For a first pass design, the product of inductance and output capacitance should conform to [Equation 2](#).

$$L \cdot C_{out} \approx 1.1 \times 10^{-9} \quad (2)$$

Alternatively, this pole should be placed between 1.5 kHz and 15 kHz and is given by [Equation 3](#).

$$F_o = \frac{1}{2\pi \cdot \sqrt{L \cdot C_{out}}} \quad (3)$$

The Q factor depends on the parasitic resistance of the power stage components and is not typically in the control of the designer. Of course, loop compensation is only one consideration when selecting power stage components (see the [Applications and Implementation](#) section for more details).




Figure 10. Compensator Gain

In general, hand calculations or simulations can only aid in selecting good power stage components. Good design practice dictates that load and line transient testing should be done to verify the stability of the application. Also, Bode plot measurements should be made to determine stability margins. *AN-1889 How to Measure the Loop Transfer Function of Power Supplies* ([SNVA364](#)) shows how to perform a loop transfer function measurement with only an oscilloscope and function generator.

7.4 Device Functional Modes

7.4.1 Current Limit

The LM22673 has current limiting to prevent the switch current from exceeding safe values during an accidental overload on the output. This peak current limit is found in the [Electrical Characteristics](#) table under the heading of I_{CL} . The maximum load current that can be provided, before current limit is reached, is determined from [Equation 4](#).

$$I_{out|_{max}} \approx I_{CL} - \frac{(V_{in} - V_{out})}{2 \cdot L \cdot F_{sw}} \cdot \frac{V_{out}}{V_{in}} \quad (4)$$

Where:

L is the value of the power inductor.

When the LM22673 enters current limit, the output voltage will drop and the peak inductor current will be fixed at I_{CL} at the end of each cycle. The switching frequency will remain constant while the duty cycle drops. The load current will not remain constant, but will depend on the severity of the overload and the output voltage.

For very severe overloads ("short-circuit"), the regulator changes to a low frequency current foldback mode of operation. The frequency foldback is about 1/5 of the nominal switching frequency. This will occur when the current limit trips before the minimum on-time has elapsed. This mode of operation is used to prevent inductor current "run-away", and is associated with very low output voltages when in overload. [Equation 5](#) can be used to determine what level of output voltage will cause the part to change to low frequency current foldback.

$$V_x \leq V_{in} \cdot F_{sw} \cdot T_{on} \cdot 1.8 \quad (5)$$

Where:

F_{sw} is the normal switching frequency.

V_{in} is the maximum for the application.

If the overload drives the output voltage to less than or equal to V_x , the part will enter current foldback mode. If a given application can drive the output voltage to $\leq V_x$, during an overload, then a second criterion must be checked. [Equation 6](#) gives the maximum input voltage, when in this mode, before damage occurs.

$$V_{in} \leq \frac{V_{sc} + 0.4}{T_{on} \cdot F_{sw}} \cdot 0.36 \quad (6)$$

Where:

V_{sc} is the value of output voltage during the overload.

f_{sw} is the normal switching frequency.

NOTE

If the input voltage should exceed this value, while in foldback mode, the regulator and/or the diode may be damaged.

It is important to note that the voltages in [Equation 4](#) through [Equation 6](#) are measured at the inductor. Normal trace and wiring resistance will cause the voltage at the inductor to be higher than that at a remote load. Therefore, even if the load is shorted with zero volts across its terminals, the inductor will still see a finite voltage. It is this value that should be used for V_x and V_{sc} in the calculations. In order to return from foldback mode, the load must be reduced to a value much lower than that required to initiate foldback. This load "hysteresis" is a normal aspect of any type of current limit foldback associated with voltage regulators.

The safe operating area, when in short circuit mode, is shown in [Figure 11](#). Operating points below and to the right of the curve represent safe operation.

Device Functional Modes (continued)




Figure 11. SOA

7.4.2 Current-Limit Adjustment

A key feature of the LM22673 is the ability to adjust the peak switch current limit. This can be useful when the full current capability of the regulator is not required for a given application. A smaller current limit may allow the use of power components with lower current ratings, thus saving space and reducing cost. A single resistor between the IADJ pin and ground controls the current limit in accordance with Figure 12. The current limit mode is set during start-up of the regulator. When V_{IN} is applied, a weak pullup is connected to the IADJ pin and, after approximately 100 μ s, the voltage on the pin is checked against a threshold of about 0.8V. With the IADJ pin open, the voltage floats above this threshold, and the current limit is set to the default value of 4.2A (typ). With a resistor present, an internal reference holds the pin voltage at 0.8 V; the resulting current sets the current limit. The accuracy of the adjusted current limit will be slightly worse than that of the default value, that is, +35% / -25% is to be expected. Resistor values should not exceed the limits shown in Figure 12.




Figure 12. Current Limit vs IADJ Resistor

7.4.3 Thermal Protection

Internal thermal shutdown circuitry protects the LM22673 should the maximum junction temperature be exceeded. This protection is activated at about 150°C, with the result that the regulator will shutdown until the temperature drops below about 135°C.

Device Functional Modes (continued)

7.4.4 Duty-Cycle Limits

Ideally the regulator would control the duty cycle over the full range of zero to one. However due to inherent delays in the circuitry, there are limits on both the maximum and minimum duty cycles that can be reliably controlled. This in turn places limits on the maximum and minimum input and output voltages that can be converted by the LM22673. A minimum on-time is imposed by the regulator in order to correctly measure the switch current during a current limit event. A minimum off-time is imposed in order to re-charge the bootstrap capacitor. Equation 7 can be used to determine the approximate maximum input voltage for a given output voltage.

$$V_{in|_{max}} \approx \frac{V_{out} + 0.4}{T_{on} \cdot F_{sw} \cdot 1.8} \quad (7)$$

Where:

F_{sw} is the switching frequency.

T_{ON} is the minimum on-time.

Both parameters are found in the [Electrical Characteristics](#) table.

Nominal values should be used. The worst case is lowest output voltage. If this input voltage is exceeded, the regulator will skip cycles, effectively lowering the switching frequency. The consequences of this are higher output voltage ripple and a degradation of the output voltage accuracy.

The second limitation is the maximum duty cycle before the output voltage will "dropout" of regulation. Equation 8 can be used to approximate the minimum input voltage before dropout occurs.

$$V_{in|_{min}} \approx \frac{V_{out} + 0.4 + I_{out} \cdot R_L}{1 - T_{off} \cdot F_{sw} \cdot 1.8} + I_{out} \cdot R_{dson} \quad (8)$$

Where:

The values of T_{OFF} and $R_{DS(ON)}$ are found in the [Electrical Characteristics](#) table.

The worst case here is largest load. In this equation, R_L is the dc inductor resistance. Of course, the lowest input voltage to the regulator must not be less than 4.5 V (typ).

8 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM22673 device is a step down dc-to-dc regulator. It is typically used to convert a higher dc voltage to a lower dc voltage with a maximum output current of 3 A. [Detailed Design Procedure](#) can be used to select components for the LM22673 device. Alternately, the WEBENCH® software may be used to generate complete designs. When generating a design, the WEBENCH® software utilizes iterative design procedure and accesses comprehensive databases of components. Go to [WEBENCH Designer](#) for more details. This section presents a simplified discussion of the design process.

8.1.1 Output Voltage Divider Selection

For output voltages between about 1.285 V and 5 V, the -ADJ option should be used, with an appropriate voltage divider as shown in [Figure 13](#). [Equation 9](#) can be used to calculate the resistor values of this divider.

$$R_{F_{BT}} = \left[\frac{V_{out}}{1.285} - 1 \right] \cdot R_{F_{BB}} \quad (9)$$

A good value for $R_{F_{BB}}$ is 1 kΩ. This will help to provide some of the minimum load current requirement and reduce susceptibility to noise pick-up. The top of $R_{F_{BT}}$ should be connected directly to the output capacitor or to the load for remote sensing. If the divider is connected to the load, a local high-frequency bypass should be provided at that location.

For output voltages of 5 V, the -5.0 option should be used. In this case no divider is needed and the FB pin is connected to the output. The approximate values of the internal voltage divider are as follows: 7.38 kΩ from the FB pin to the input of the error amplifier and 2.55 kΩ from there to ground.

Both the -ADJ and -5.0 options can be used for output voltages greater than 5 V, by using the correct output divider. As mentioned in the [Internal Compensation](#) section, the -5.0 option is optimized for output voltages of 5 V. However, for output voltages greater than 5 V, this option may provide better loop bandwidth than the -ADJ option, in some applications. If the -5.0 option is to be used at output voltages greater than 5 V, [Equation 10](#) should be used to determine the resistor values in the output divider.

$$R_{F_{BT}} = \frac{R_{F_{BB}} \cdot (V_{out} - 5)}{5 + R_{F_{BB}} \cdot 5 \times 10^{-4}} \quad (10)$$

A value of $R_{F_{BB}}$ of about 1 kΩ is a good first choice.




Figure 13. Resistive Feedback Divider

A maximum value of 10 kΩ is recommended for the sum of $R_{F_{BB}}$ and $R_{F_{BT}}$ to maintain good output voltage accuracy for the -ADJ option. A maximum of 2 kΩ is recommended for the -5.0 option. For the -5.0 option, the total internal divider resistance is typically 9.93 kΩ.

Application Information (continued)

In all cases the output voltage divider should be placed as close as possible to the FB pin of the LM22673, because this is a high impedance input and is susceptible to noise pick-up.

8.1.2 Power Diode

A Schottky-type power diode is required for all LM22673 applications. Ultra-fast diodes are not recommended and may result in damage to the IC due to reverse recovery current transients. The near ideal reverse recovery characteristics and low forward voltage drop of Schottky diodes are particularly important for high input voltage and low output voltage applications common to the LM22673. The reverse breakdown rating of the diode should be selected for the maximum V_{IN} , plus some safety margin. A good rule of thumb is to select a diode with a reverse voltage rating of 1.3 times the maximum input voltage.

Select a diode with an average current rating at least equal to the maximum load current that will be seen in the application.

8.2 Typical Application

8.2.1 Typical Buck Regulator Application

Figure 14 shows an example of converting an input voltage range of 5.5 V to 42 V, to an output of 3.3 V at 3 A.




Figure 14. Typical Buck Regulator Application

8.2.1.1 Design Requirements

DESIGN PARAMETERS	EXAMPLE VALUE
Driver Supply Voltage (VIN)	5.5 to 42 V
Output Voltage (VOUT)	3.3 V
R_{FBT}	Calculated based on R_{FBB} and V_{REF} of 1.285 V.
R_{FBB}	1 kΩ to 10 kΩ
I_{OUT}	3 A

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 External Components

The following guidelines should be used when designing a step-down (buck) converter with the LM22673.

8.2.1.2.2 Inductor

The inductor value is determined based on the load current, ripple current, and the minimum and maximum input voltages. To keep the application in continuous conduction mode (CCM), the maximum ripple current, I_{RIPPLE} , should be less than twice the minimum load current.

The general rule of keeping the inductor current peak-to-peak ripple around 30% of the nominal output current is a good compromise between excessive output voltage ripple and excessive component size and cost. Using this value of ripple current, the value of inductor, L , is calculated using [Equation 11](#).

$$L = \frac{(V_{\text{in}} - V_{\text{out}}) \cdot V_{\text{out}}}{0.3 \cdot I_{\text{out}} \cdot F_{\text{sw}} \cdot V_{\text{in}}} \quad (11)$$

Where:

F_{sw} is the switching frequency.

V_{in} should be taken at its maximum value, for the given application.

The formula in [Equation 11](#) provides a guide to select the value of the inductor L ; the nearest standard value will then be used in the circuit.

Once the inductor is selected, the actual ripple current can be determined by [Equation 12](#).

$$\Delta I = \frac{(V_{\text{in}} - V_{\text{out}}) \cdot V_{\text{out}}}{L \cdot F_{\text{sw}} \cdot V_{\text{in}}} \quad (12)$$

Increasing the inductance will generally slow down the transient response but reduce the output voltage ripple. Reducing the inductance will generally improve the transient response but increase the output voltage ripple.

The inductor must be rated for the peak current, I_{PK} , in a given application, to prevent saturation. During normal loading conditions, the peak current is equal to the load current plus 1/2 of the inductor ripple current.

During an overload condition, as well as during certain load transients, the controller may trip current limit. In this case the peak inductor current is given by I_{CL} , found in the [Electrical Characteristics](#) table. Good design practice requires that the inductor rating be adequate for this overload condition.

NOTE

If the inductor is not rated for the maximum expected current, it can saturate resulting in damage to the LM22673 and/or the power diode.

This consideration highlights the value of the current limit adjust feature of the LM22673.

8.2.1.2.3 Input Capacitor

The input capacitor selection is based on both input voltage ripple and RMS current. Good quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the regulator current during switch on-time. Low ESR ceramic capacitors are preferred. Larger values of input capacitance are desirable to reduce voltage ripple and noise on the input supply. This noise may find its way into other circuitry, sharing the same input supply, unless adequate bypassing is provided. A very approximate formula for determining the input voltage ripple is shown in [Equation 13](#).

$$V_{\text{ri}} \approx \frac{I_{\text{out}}}{4 \cdot F_{\text{sw}} \cdot C_{\text{in}}} \quad (13)$$

Where:

V_{ri} is the peak-to-peak ripple voltage at the switching frequency.

Another concern is the RMS current passing through this capacitor. [Equation 14](#) gives an approximation to this current.

$$I_{\text{rms}} \approx \frac{I_{\text{out}}}{2} \quad (14)$$

The capacitor must be rated for at least this level of RMS current at the switching frequency.

All ceramic capacitors have large voltage coefficients, in addition to normal tolerances and temperature coefficients. To help mitigate these effects, multiple capacitors can be used in parallel to bring the minimum capacitance up to the desired value. This may also help with RMS current constraints by sharing the current among several capacitors. Many times it is desirable to use an electrolytic capacitor on the input, in parallel with the ceramics. The moderate ESR of this capacitor can help to damp any ringing on the input supply caused by long power leads. This method can also help to reduce voltage spikes that may exceed the maximum input voltage rating of the LM22673.

It is good practice to include a high frequency bypass capacitor as close as possible to the LM22673. This small case size, low ESR, ceramic capacitor should be connected directly to the VIN and GND pins with the shortest possible PCB traces. Values in the range of 0.47 μF to 1 μF are appropriate. This capacitor helps to provide a low impedance supply to sensitive internal circuitry. It also helps to suppress any fast noise spikes on the input supply that may lead to increased EMI.

8.2.1.2.4 Output Capacitor

The output capacitor is responsible for filtering the output voltage and supplying load current during transients. Capacitor selection depends on application conditions as well as ripple and transient requirements. Best performance is achieved with a parallel combination of ceramic capacitors and a low ESR SPT™ or POSCAP™ type. Very low ESR capacitors such as ceramics reduce the output ripple and noise spikes, while higher value electrolytics or polymers provide large bulk capacitance to supply transients. Assuming very low ESR, Equation 15 gives an approximation to the output voltage ripple.

$$V_{ro} \approx \frac{(V_{in} - V_{out}) \cdot V_{out}}{8 \cdot V_{in}} \cdot \frac{1}{F_{sw}^2 \cdot L \cdot C_{out}} \quad (15)$$

Typically, a total value of 100 μF , or greater, is recommended for output capacitance.

In applications with V_{out} less than 3.3 V, it is critical that low ESR output capacitors are selected. This will limit potential output voltage overshoots as the input voltage falls below the device normal operating range.

8.2.1.2.5 Boot-Strap Capacitor

The bootstrap capacitor between the BOOT pin and the SW pin supplies the gate current to turn on the N-channel MOSFET. The recommended value of this capacitor is 10 nF and should be a good quality, low ESR ceramic capacitor. In some cases it may be desirable to slow down the turn-on of the internal power MOSFET, in order to reduce EMI. This can be done by placing a small resistor in series with the C_{boot} capacitor. Resistors in the range of 10 Ω to 50 Ω can be used. This technique should only be used when absolutely necessary, because it will increase switching losses and thereby reduce efficiency.

8.2.1.3 Application Curve




Figure 15. Efficiency vs I_{OUT} and V_{IN}
 $V_{OUT} = 3.3 V$

9 Power Supply Recommendations

The LM22673 device is designed to operate from an input voltage supply range between 4.5 V and 42 V. This input supply should be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the LM22673 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the LM22673, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 47 μF or 100 μF electrolytic capacitor is a typical choice.

10 Layout

10.1 Layout Guidelines

Board layout is critical for the proper operation of switching power supplies. First, the ground plane area must be sufficient for thermal dissipation purposes. Second, appropriate guidelines must be followed to reduce the effects of switching noise. Switch mode converters are very fast switching devices. In such cases, the rapid increase of input current combined with the parasitic trace inductance generates unwanted $L di/dt$ noise spikes. The magnitude of this noise tends to increase as the output current increases. This noise may turn into electromagnetic interference (EMI) and can also cause problems in device performance. Therefore, care must be taken in layout to minimize the effect of this switching noise.

The most important layout rule is to keep the ac current loops as small as possible. [Figure 16](#) shows the current flow in a buck converter. The top schematic shows a dotted line which represents the current flow during the FET switch on-state. The middle schematic shows the current flow during the FET switch off-state.

The bottom schematic shows the currents referred to as ac currents. These ac currents are the most critical because they are changing in a very short time period. The dotted lines of the bottom schematic are the traces to keep as short and wide as possible. This will also yield a small loop area reducing the loop inductance. To avoid functional problems due to layout, review the PCB layout example. Best results are achieved if the placement of the LM22673, the bypass capacitor, R_{FBB} , R_{FBT} , the Schottky diode and the inductor are placed as shown in the example. In the layout shown, $R1 = R_{FBB}$ and $R2 = R_{FBT}$. It is also recommended to use 2 oz copper boards or heavier to help thermal dissipation and to reduce the parasitic inductances of board traces. See *AN-1229 SIMPLE SWITCHER® PCB Layout Guidelines* ([SNVA054](#)) for more information.




Figure 16. Current Flow in a Buck Application

10.2 Layout Examples




Figure 17. PCB Layout Example for PFM Package




Figure 18. PCB Layout Example for SO PowerPAD Package

10.3 Thermal Considerations

The components with the highest power dissipation are the power diode and the power MOSFET internal to the LM22673 regulator. The easiest method to determine the power dissipation within the LM22673 is to measure the total conversion losses then subtract the power losses in the diode and inductor. The total conversion loss is the difference between the input power and the output power. An approximation for the power diode loss is shown in [Equation 16](#).

$$P_D = I_{out} \cdot V_D \cdot \left[1 - \frac{V_{out}}{V_{in}} \right] \quad (16)$$

Where:

V_D is the diode voltage drop.

An approximation for the inductor power is determined by [Equation 17](#).

$$P_L = I_{out}^2 \cdot R_L \cdot 1.1 \quad (17)$$

Where:

R_L is the dc resistance of the inductor.

The 1.1 factor is an approximation for the ac losses.

The regulator has an exposed thermal pad to aid power dissipation. Adding multiple vias under the device to the ground plane will greatly reduce the regulator junction temperature. Selecting a diode with an exposed pad will also aid the power dissipation of the diode. The most significant variables that affect the power dissipation of the regulator are output current, input voltage and operating frequency. The power dissipated while operating near the maximum output current and maximum input voltage can be appreciable. The junction-to-ambient thermal resistance of the LM22673 will vary with the application. The most significant variables are the area of copper in the PC board, the number of vias under the IC exposed pad and the amount of forced air cooling provided. A large continuous ground plane on the top or bottom PCB layer will provide the most effective heat dissipation. The integrity of the solder connection from the IC exposed pad to the PC board is critical. Excessive voids will greatly diminish the thermal dissipation capacity. The junction-to-ambient thermal resistance of the LM22673 SO PowerPAD package, and the PFM package, are specified in the [Electrical Characteristics](#) table. See *AN-2020 Thermal Design By Insight, Not Hindsight (SNVA419)* for more information.

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

- AN-2020 《富于洞见的热设计》（文献编号：[SNVA419](#)）
- AN-1229 《SIMPLE SWITCHER? PCB 布局指南》（文献编号：[SNVA054](#)）
- 《AN-1894 LM22673 评估板》（文献编号：[SNVA367](#)）
- AN-1889 《如何测量电源的环路传递函数》（文献编号：[SNVA364](#)）
- 《AN-1797 TO-263 薄型封装》（文献编号：[SNVA328](#)）

11.2 相关链接

下面的表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件，以及样片或购买的快速访问。

表 1. 相关链接

部件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
LM22673	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
LM22673-Q1	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

11.3 商标

SIMPLE SWITCHER, WEBENCH are registered trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.5 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独立负责满足与其产品及其在应用中使用的 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独立负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com.cn/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122
Copyright © 2015, 德州仪器半导体技术(上海)有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM22673MR-5.0/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L22673 5.0	Samples
LM22673MR-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L22673 ADJ	Samples
LM22673MRE-5.0/NOPB	ACTIVE	SO PowerPAD	DDA	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L22673 5.0	Samples
LM22673MRE-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L22673 ADJ	Samples
LM22673MRX-5.0/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L22673 5.0	Samples
LM22673MRX-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L22673 ADJ	Samples
LM22673QMR-5.0/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L22673 Q-5.0	Samples
LM22673QMR-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L22673 QADJ	Samples
LM22673QMRE-5.0/NOPB	ACTIVE	SO PowerPAD	DDA	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L22673 Q-5.0	Samples
LM22673QMRE-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L22673 QADJ	Samples
LM22673QMRX-5.0/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L22673 Q-5.0	Samples
LM22673QMRX-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	L22673 QADJ	Samples
LM22673QTJ-5.0/NOPB	ACTIVE	TO-263	NDR	7	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM22673 QTJ-5.0	Samples
LM22673QTJ-ADJ/NOPB	ACTIVE	TO-263	NDR	7	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM22673 QTJ-ADJ	Samples
LM22673QTJE-5.0/NOPB	ACTIVE	TO-263	NDR	7	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM22673 QTJ-5.0	Samples
LM22673QTJE-ADJ/NOPB	ACTIVE	TO-263	NDR	7	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM22673 QTJ-ADJ	Samples
LM22673TJ-5.0/NOPB	ACTIVE	TO-263	NDR	7	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM22673 TJ-5.0	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM22673TJ-ADJ/NOPB	ACTIVE	TO-263	NDR	7	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM22673 TJ-ADJ	Samples
LM22673TJE-5.0/NOPB	ACTIVE	TO-263	NDR	7	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM22673 TJ-5.0	Samples
LM22673TJE-ADJ/NOPB	ACTIVE	TO-263	NDR	7	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LM22673 TJ-ADJ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM22673, LM22673-Q1 :

- Catalog: [LM22673](#)
- Automotive: [LM22673-Q1](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM22673MRE-5.0/NOPB	SO Power PAD	DDA	8	250	178.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM22673MRE-ADJ/NOPB	SO Power PAD	DDA	8	250	178.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM22673MRX-5.0/NOPB	SO Power PAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM22673MRX-ADJ/NOPB	SO Power PAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM22673QMRE-5.0/NOPB	SO Power PAD	DDA	8	250	178.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM22673QMRE-ADJ/NOPB	SO Power PAD	DDA	8	250	178.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM22673QMRX-5.0/NOPB	SO Power PAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM22673QMRX-ADJ/NOP	SO	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
B	Power PAD											
LM22673QTJ-5.0/NOPB	TO-263	NDR	7	1000	330.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22673QTJ-ADJ/NOPB	TO-263	NDR	7	1000	330.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22673QTJE-5.0/NOPB	TO-263	NDR	7	250	178.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22673QTJE-ADJ/NOP B	TO-263	NDR	7	250	178.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22673TJ-5.0/NOPB	TO-263	NDR	7	1000	330.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22673TJ-ADJ/NOPB	TO-263	NDR	7	1000	330.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22673TJE-5.0/NOPB	TO-263	NDR	7	250	178.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2
LM22673TJE-ADJ/NOPB	TO-263	NDR	7	250	178.0	24.4	10.6	15.4	2.45	12.0	24.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM22673MRE-5.0/NOPB	SO PowerPAD	DDA	8	250	210.0	185.0	35.0
LM22673MRE-ADJ/NOPB	SO PowerPAD	DDA	8	250	210.0	185.0	35.0
LM22673MRX-5.0/NOPB	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0
LM22673MRX-ADJ/NOPB	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0
LM22673QMRE-5.0/NOPB	SO PowerPAD	DDA	8	250	210.0	185.0	35.0
LM22673QMRE-ADJ/NOP B	SO PowerPAD	DDA	8	250	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM22673QMRX-5.0/NOPB	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0
LM22673QMRX-ADJ/NOPB	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0
LM22673QTJ-5.0/NOPB	TO-263	NDR	7	1000	367.0	367.0	35.0
LM22673QTJ-ADJ/NOPB	TO-263	NDR	7	1000	367.0	367.0	35.0
LM22673QTJE-5.0/NOPB	TO-263	NDR	7	250	210.0	185.0	35.0
LM22673QTJE-ADJ/NOPB	TO-263	NDR	7	250	210.0	185.0	35.0
LM22673TJ-5.0/NOPB	TO-263	NDR	7	1000	367.0	367.0	35.0
LM22673TJ-ADJ/NOPB	TO-263	NDR	7	1000	367.0	367.0	35.0
LM22673TJE-5.0/NOPB	TO-263	NDR	7	250	210.0	185.0	35.0
LM22673TJE-ADJ/NOPB	TO-263	NDR	7	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

NDR0007A



TJ7A (Rev D)

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和和该等应用所用 TI 产品的功能而设计。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等许可包括但不限于任何专利权、版权、屏蔽作品权或与应用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负任何责任，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的的应用。在应用内使用产品的行为本身不会配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准而设计。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2018 德州仪器半导体技术（上海）有限公司