

## TL7700 Supply-Voltage Supervisor

### 1 Features

- Adjustable Sense Voltage With Two External Resistors
- 1.0% Sense Voltage Tolerance (25°C)
- Adjustable Hysteresis of Sense Voltage
- Wide Operating Supply-Voltage Range: 1.8 V to 40 V
- Wide Operating Temperature Range: –40°C to 85°C
- Low Power Consumption:  
 $I_{CC} = 0.6 \text{ mA}$  Typical,  $V_{CC} = 40 \text{ V}$

### 2 Applications

- Digital Signal Processors (DSPs)
- Microcontrollers (MCUs)
- FPGAs, ASICs
- Notebooks, Desktop Computers
- Set-Top Boxes
- Industrial Control Systems

### 3 Description

The TL7700 is a bipolar integrated circuit designed for use as a reset controller in microcomputer and microprocessor systems. The SENSE voltage can be set to any value greater than 0.5 V using two external resistors.


Circuit function is very stable, with supply voltage in the 1.8-V to 40-V range. Minimum supply current allows use with ac line operation, portable battery operation, and automotive applications. The TL7700 device is designed for operation from –40°C to 85°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TL7700DGK	VSSOP (8)	3.00 mm x 3.00 mm
TL7700P	PDIP (8)	9.81 mm x 6.35 mm
TL7700PS	SO (8)	6.20 mm x 5.30 mm
TL7700PW	TSSOP (8)	3.00 mm x 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



## Table of Contents



<b>1 Features</b> ..... 1 <b>2 Applications</b> ..... 1 <b>3 Description</b> ..... 1 <b>4 Revision History</b> ..... 2 <b>5 Pin Configuration and Functions</b> ..... 3 <b>6 Specifications</b> ..... 4 6.1 Absolute Maximum Ratings ..... 4 6.2 ESD Ratings ..... 4 6.3 Recommended Operating Conditions ..... 4 6.4 Thermal Information ..... 4 6.5 Electrical Characteristics ..... 5 6.6 Switching Characteristics ..... 5 6.7 Typical Characteristics ..... 6 <b>7 Parameter Measurement Information</b> ..... 8 <b>8 Detailed Description</b> ..... 10 8.1 Overview ..... 10 8.2 Functional Block Diagram ..... 10	8.3 Feature Description ..... 10 8.4 Device Functional Modes ..... 12 <b>9 Application and Implementation</b> ..... 13 9.1 Application Information ..... 13 9.2 Typical Application ..... 13 <b>10 Power Supply Recommendations</b> ..... 15 <b>11 Layout</b> ..... 15 11.1 Layout Guidelines ..... 15 11.2 Layout Example ..... 15 <b>12 Device and Documentation Support</b> ..... 16 12.1 Receiving Notification of Documentation Updates ..... 16 12.2 Community Resource ..... 16 12.3 Trademarks ..... 16 12.4 Electrostatic Discharge Caution ..... 16 12.5 Glossary ..... 16 <b>13 Mechanical, Packaging, and Orderable Information</b> ..... 16
--	---

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (August 2011) to Revision G	Page
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section .....	1
• Deleted <i>Ordering Information</i> table, see POA at the end of the data sheet.....	1
• Changed values in the <i>Thermal Information</i> table to align with JEDEC standards.....	4

## 5 Pin Configuration and Functions



NC – No internal connection

### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	PDIP, SO, TSSOP	VSSOP		
CT	1	3	I/O	Timing capacitor connection. This terminal sets the RESET output pulse duration ( $t_{po}$ ). It is connected internally to a 15- $\mu$ A constant-current source. There is a limit on the switching speed of internal elements; even if CT is set to 0, response speeds remain at approximately 5 to 10 $\mu$ s. If CT is open, the device can be used as an adjustable-threshold noninverting comparator. If CT is low, the internal output-stage comparator is active, and the $\overline{\text{RESET}}$ output transistor is on. An external voltage must not be applied to this terminal due to the internal structure of the device. Therefore, drive the device using an open-collector transistor, FET, or 3-state buffer (in the low-level or high-impedance state).
GND	4	5	—	Ground Keep this terminal as low impedance as possible to reduce circuit noise.
NC	3, 6, 7	2, 6, 7	—	No internal connection
$\overline{\text{RESET}}$	8	1	O	Reset output This terminal can be connected directly to a system that resets in the active-low state. A pullup resistor usually is required because the output is an npn open-collector transistor. An additional transistor should be connected when the active-high reset or higher output current is required.
SENSE	2	4	I	Voltage sense This terminal has a threshold level of 500 mV. The sense voltage and hysteresis can be set at the same time when the two voltage-dividing resistors are connected. The reference voltage is temperature compensated to inhibit temperature drift in the threshold voltage within the operating temperature range.
$V_{CC}$	5	8	—	Power supply This terminal is used in an operating-voltage range of 1.8 V to 40 V.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>		41	V
V <sub>s</sub>	Sense input voltage	-0.3	41	V
V <sub>OH</sub>	Output voltage (off state)		41	V
I <sub>OL</sub>	Output current (on state)		5	mA
T <sub>J</sub>	Operating virtual-junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the network ground terminal.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	500
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	1.8	40	V
I <sub>OL</sub>	Low-level output current		3	mA
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	TL7700				UNIT	
	DGK (VSSOP)	P (PDIP)	PS (SO)	PW (TSSOP)		
	8 PINS	8 PINS	8 PINS	8 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	173.8	57.6	112.5	172.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	63.1	47.4	64.2	56.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	93.9	34.7	61.6	101.2	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	8.5	25	25.1	5.2	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	92.5	34.6	60.7	99.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

 $V_{CC} = 3\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$T_A$	MIN	TYP	MAX	UNIT
$V_s$	SENSE input voltage		25°C	495	500	505	mV
			-40°C to 85°C	490		510	
$I_s$	SENSE input current	$V_s = 0.4\text{ V}$	25°C	2	2.5	3	$\mu\text{A}$
			-40°C to 85°C	1.5		3.5	
$I_{CC}$	Supply current	$V_{CC} = 40\text{ V}$ , $V_s = 0.6\text{ V}$ , No load	25°C		0.6	1	mA
$V_{OL}$	Low-level output voltage	$I_{OL} = 1.5\text{ mA}$	25°C			0.4	V
		$I_{OL} = 3\text{ mA}$	25°C			0.8	
$I_{OH}$	High-level output current	$V_{OH} = 40\text{ V}$ , $V_s = 0.6\text{ V}$	-40°C to 85°C			1	$\mu\text{A}$
$I_{CT}$	Timing-capacitor charge current	$V_s = 0.6\text{ V}$	25°C	11	15	19	$\mu\text{A}$

## 6.6 Switching Characteristics

 $V_{CC} = 3\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{pi}$	SENSE pulse duration	$C_T = 0.01\text{ }\mu\text{F}$ (See <a href="#">Figure 17</a> )	2			$\mu\text{s}$
$t_{po}$	Output pulse duration	$C_T = 0.01\text{ }\mu\text{F}$ (See <a href="#">Figure 17</a> )	0.5	1	1.5	ms
$t_r$	Output rise time	$C_T = 0.01\text{ }\mu\text{F}$ , $R_L = 2.2\text{ k}\Omega$ , $C_L = 100\text{ pF}$ (See <a href="#">Figure 17</a> )			15	$\mu\text{s}$
$t_f$	Output fall time	$C_T = 0.01\text{ }\mu\text{F}$ , $R_L = 2.2\text{ k}\Omega$ , $C_L = 100\text{ pF}$ (See <a href="#">Figure 17</a> )			0.5	$\mu\text{s}$
$t_{pd}$	Propagation delay time, SENSE to output	$C_T = 0.01\text{ }\mu\text{F}$ (See <a href="#">Figure 17</a> )			10	$\mu\text{s}$

### 6.7 Typical Characteristics

Data at high and low temperatures are applicable only within the recommended operating conditions.




Figure 1. Supply Current vs Supply Voltage




Figure 2. Timing Capacitor Charge Current vs Supply Voltage




Figure 3.  $V_{OL}$  vs  $I_{OL}$




Figure 4. Sense Input Voltage vs Temperature




Figure 5. Sense Input Current vs Sense Input Voltage




Figure 6. Output Pulse Duration vs Timing Capacitor

### Typical Characteristics (continued)

Data at high and low temperatures are applicable only within the recommended operating conditions.




Figure 7.  $V_{CC}$  vs Output Waveform 1 - See Figure 8




Figure 8.  $V_{CC}$  vs Output Test Circuit 1




Figure 9.  $V_{CC}$  vs Output Waveform 2 - See Figure 10




Figure 10.  $V_{CC}$  vs Output Test Circuit 2




Figure 11.  $V_{CC}$  vs Output Waveform 3 - See Figure 12




Figure 12.  $V_{CC}$  vs Output Test Circuit 3

## 7 Parameter Measurement Information




Figure 13.  $V_{CC}$  vs  $I_{CC}$  Measurement Circuit




Figure 14.  $V_{CC}$  vs  $I_{CT}$  Measurement Circuit




Figure 15.  $I_{OL}$  vs  $V_{OL}$  Measurement Circuit



Parameter Measurement Information (continued)




Figure 16.  $V_s, I_s$  Characteristics Measurement Circuit




Figure 17. Switching Characteristics Measurement Circuit



Feature Description (continued)




Figure 18. Setting the Sense Voltage

8.3.2 Sense-Voltage Hysteresis Setting


If the sense voltage ( $V_s$ ) does not have hysteresis in it, and the voltage on the sensing line contains ripples, the resetting of TL7700 is unstable. Hysteresis is added to the sense voltage to prevent such problems. As shown in Figure 19, the hysteresis ( $V_{hys}$ ) is added, and the value is determined as:

$$V_{hys} = I_s \times R1$$

where

- $I_s = 2.5 \mu A$  typ at  $T_A = 25^\circ C$  (2)

At room temperature,  $I_s$  has variations of  $2.5 \mu A \pm 0.5 \mu A$ . Therefore, in the circuit shown in Figure 18,  $V_{hys}$  has variations of  $(\pm 0.5 \times R1) \mu V$ . In circuit design, it is necessary to consider the voltage-dividing resistor tolerance and temperature coefficient in addition to variations in  $V_s$  and  $V_{hys}$ .



The sense voltage,  $V_{s'}$ , is different from the SENSE terminal input voltage,  $V_s$ .  $V_s$  normally is 500 mV for triggering.

Figure 19.  $V_{CC}$ -RESET Timing Chart

## Feature Description (continued)

### 8.3.3 Output Pulse-Duration Setting

Constant-current charging starts on the timing capacitor when the sensing-line voltage reaches the TL7700 sense voltage. When the capacitor voltage exceeds the threshold level of the output drive comparator,  $\overline{\text{RESET}}$  changes from a low to a high level. The output pulse duration is the time between the point when the sense-pin voltage exceeds the threshold level and the point when the  $\overline{\text{RESET}}$  output changes from a low level to a high level. When the TL7700 is used for system power-on reset, the output pulse duration,  $t_{po}$ , must be set longer than the power rise time. The value of  $t_{po}$  is:

$$t_{po} = C_t \times 10^5 \text{ seconds}$$


where

- $C_t$  is the timing capacitor in farads (3)

There is a limit on the device response speed. Even if  $C_t = 0$ ,  $t_{po}$  is not 0, but approximately 5  $\mu\text{s}$  to 10  $\mu\text{s}$ . Therefore, when the TL7700 is used as a comparator with hysteresis without connecting  $C_t$ , switching speeds ( $t_r/t_f$ ,  $t_{po}/t_{pd}$ , and so forth) must be considered.

## 8.4 Device Functional Modes

Figure 20 describes how the  $\overline{\text{RESET}}$  output pin responds to a change in the voltage at the sense pin. When the sense pin drops below 500 mV, the  $\overline{\text{RESET}}$  pin is pulled low.



The sense voltage,  $V_{s'}$ , is different from the SENSE terminal input voltage,  $V_s$ .  $V_{s'}$  normally is 500 mV for triggering.

**Figure 20.  $V_{CC}$  RESET Response and Timing**

## 9 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TL7700 supply-voltage supervisor allows for any voltage greater than 500mV to be monitored. This flexibility allows it to be used in many applications from FPGAs and Microcontrollers to Industrial supply monitoring.

### 9.2 Typical Application

Figure 21 shows an application where the TL7700 device is being used to sense the voltage supply for a microcontroller that is supplied with 5 V. If the sense voltage drops below 4.5 V, the RESET pin is pulled LOW, signaling the microcontroller to reset.



Copyright © 2016, Texas Instruments Incorporated

Figure 21. 5-V Supply Voltage Supervision

#### 9.2.1 Design Requirements

- When the TL7700 is used for system power-on reset, the output pulse duration,  $t_{po}$ , must be set longer than the power rise time. The value of  $t_{po}$  is:  $t_{po} = C_t \times 10^5$  seconds
- The RESET output is an open-collector output, so a pullup resistor is required.

#### 9.2.2 Detailed Design Procedure


The SENSE terminal input voltage,  $V_s$ , of the TL7700 typically is 500 mV. By using two external resistors, any sense voltage over 500 mV can be sensed.

Resistor R1 should be selected first to set the desired hysteresis. See [Sense-Voltage Hysteresis Setting](#) for detailed information on how to set the hysteresis.

Resistor R2 should then be selected based on the R1 value and the desired  $V_s$  voltage. In [Figure 18](#), the sensing voltage,  $V_{s'}$ , is calculated as:  $V_{s'} = V_s \times (R1 + R2)/R2$

**Typical Application (continued)**

**9.2.3 Application Curve**



**Figure 22. Sense Input Voltage vs Temperature**

## 10 Power Supply Recommendations

The TL7700 device will operate within the supply range specified in *Recommended Operating Conditions*. The device risks permanent damage over the voltage specified in *Absolute Maximum Ratings*.

## 11 Layout

### 11.1 Layout Guidelines

Figure 23 shows an example layout for the TL7700 device. As the RESET pin is an open collector output, a pullup resistor is required to ensure the output is high when the output transistor is off.

### 11.2 Layout Example




Figure 23. DGK Package Example Layout for 5 V Supply Supervision

## 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TL7700CDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	9TS	<a href="#">Samples</a>
TL7700CDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	9TS	<a href="#">Samples</a>
TL7700CDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	9TS	<a href="#">Samples</a>
TL7700CP	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL7700CP	<a href="#">Samples</a>
TL7700CPE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL7700CP	<a href="#">Samples</a>
TL7700CPSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	<a href="#">Samples</a>
TL7700CPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	<a href="#">Samples</a>
TL7700CPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	<a href="#">Samples</a>
TL7700CPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	<a href="#">Samples</a>
TL7700CPWRE4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	<a href="#">Samples</a>
TL7700CPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	T7700	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

---

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL7700CDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TL7700CDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TL7700CPSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
TL7700CPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL7700CPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL7700CDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TL7700CDGKT	VSSOP	DGK	8	250	358.0	335.0	35.0
TL7700CPSR	SO	PS	8	2000	367.0	367.0	38.0
TL7700CPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TL7700CPWRG4	TSSOP	PW	8	2000	367.0	367.0	35.0

## MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PS (R-PDSO-G8)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
  - E. Falls within JEDEC MO-187 variation AA, except interlead flash.



PW0008A



# PACKAGE OUTLINE

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4221848/A 02/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.

# EXAMPLE BOARD LAYOUT

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



SOLDER MASK DETAILS  
NOT TO SCALE

4221848/A 02/2015

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.