











#### SN54LV126A, SN74LV126A

SCES131I-MARCH 1998-REVISED FEBRUARY 2015

## SNx4LV126A Quadruple Bus Buffer Gates With 3-State Outputs

#### **Features**

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 6.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2.3 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- loff Supports Live Insertion, Partial Power Down Mode, and Back Drive Protection
- Support Mixed-Mode Voltage Operation on All
- Latch-Up Performance Exceeds 250 mA per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### **Applications**

- Servers
- **Network Switch**
- **Electronic Point of Sales**
- Set-Top-Box

### 3 Description

The 'LV126A quadruple bus buffer gates are designed for 2-V to 5.5-V V<sub>CC</sub> operation.

These quadruple bus buffer gates are designed for 2-V to 5.5-V  $V_{CC}$  operation.

The 'LV126A devices feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.


To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (14)	3.91 mm × 8.65 mm
	SOP (14)	5.30 mm × 10.30 mm
SN74LV126A	SSOP (14)	5.30 mm × 6.20 mm
	TSSOP (14)	4.40 mm × 5.00 mm
	TVSOP (14)	4.40 mm × 3.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Logic Diagram (Positive Logic)







#### **Table of Contents**

1	Features 1	8	Detailed Description	9
2	Applications 1		8.1 Overview	<u>9</u>
3	Description 1		8.2 Functional Block Diagram	9
4	Revision History2		8.3 Feature Description	9
5	Pin Configuration and Functions		8.4 Device Functional Modes	9
6	Specifications4	9	Application and Implementation	10
•	6.1 Absolute Maximum Ratings		9.1 Application Information	10
	6.2 ESD Ratings		9.2 Typical Application	10
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	11
	6.4 Thermal Information	11	Layout	11
	6.5 Electrical Characteristics		11.1 Layout Guidelines	11
	6.6 Switching Characteristics, V <sub>CC</sub> = 2.5 V ±0.2 V 6		11.2 Layout Example	11
	6.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$	12	Device and Documentation Support	
	6.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 6$		12.1 Related Links	12
	6.9 Noise Characteristics for SN74LV126A7		12.2 Trademarks	12
	6.10 Operating Characteristics		12.3 Electrostatic Discharge Caution	12
	6.11 Typical Characteristics		12.4 Glossary	
7	Parameter Measurement Information 8	13	Mechanical, Packaging, and Orderable Information	12

## 4 Revision History

## Changes from Revision H (April 2005) to Revision I


**Page** 

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section




## 5 Pin Configuration and Functions

SN54LV126A: J or W Package SN74LV126A: D, DB, DGV, NS, or PW Package (Top View)



## SN54LV126A: FK Package (Top View)



A. NC - No internal connection

#### **Pin Functions**

PIN	I/O	DESCRIPTION
1	10E	Enable pin
2	1A	Input 1
3	1Y	Output 1
4	20E	Enable 2
5	2A	Input 2
6	2Y	Output 2
7	GND	GND
8	3Y	Output 3
9	3A	Input 3
10	3OE	Enable 3
11	4Y	Output 4
12	4A	Input 4
13	40E	Enable 4
14	V <sub>CC</sub>	V <sub>CC</sub>

Copyright © 1998–2015, Texas Instruments Incorporated

Submit Documentation Feedback



### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.5	7	V
VI	Input voltage <sup>(2)</sup>	-0.5	7	V
Vo	Voltage applied to any output in the high-impedance or power-off state (2)	-0.5	7	V
Vo	Output voltage (2)(3)	-0.5	V <sub>CC</sub> + 0.5 V	V
$I_{IK}$	Input clamp current, V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current, V <sub>O</sub> < 0		-50	mA
Io	Continuous output current, $V_0 = 0$ to $V_{CC}$	-35	35	mA
	Continuous current through V <sub>CC</sub> or GND	-70	70	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	\/
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

see (1)

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage		2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5			
V	High level input voltage	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	V <sub>CC</sub> × 0.7		V	
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 3 \text{ to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		V	
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	$V_{CC} \times 0.7$			
		V <sub>CC</sub> = 2 V		0.5		
.,	V <sub>IL</sub> Low-level input voltage	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V	
VIL		Low-level input voltage	$V_{CC} = 3 \text{ to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		
$V_{I}$	Input voltage		0	5.5	V	
.,	Output voltage	High or low state	0	$V_{CC}$	V	
Vo	Output voltage	3-state	0	5.5	V	
		V <sub>CC</sub> = 2 V		-50	μΑ	
	High level output ourrent	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		-2		
I <sub>OH</sub>	High-level output current	$V_{CC} = 3 \text{ to } 3.6 \text{ V}$		-8	mA	
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		-16		

Submit Documentation Feedback

Copyright © 1998–2015, Texas Instruments Incorporated

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 5.5-V maximum.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



## **Recommended Operating Conditions (continued)**

see (1)

			MIN MA	XX UNI	IT
		V <sub>CC</sub> = 2 V		50 μA	4
	I <sub>OL</sub> Low-level output current	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$		2	
IOL		$V_{CC} = 3 \text{ to } 3.6 \text{ V}$		8 mA	4
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		16	
		$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$	2	00	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ to } 3.6 \text{ V}$	1	00 ns/	V
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		20	
_	Operating free cir temperature	SN54LV126A	-55 1	25 °C	
T <sub>A</sub>	Operating free-air temperature	SN74LV126A	<b>-40</b> 1	25	,

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>		DB	DGV	NS	PW	UNIT
	THERMAL METRIC			14 PINS			UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	92.7	105.0	127.6	89.6	119.8	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.1	57.5	50.7	47.2	48.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	47.0	52.3	60.5	48.4	61.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.9	19.1	6.1	14.0	5.7	
ΨЈВ	Junction-to-board characterization parameter	46.7	51.8	59.8	48.1	61.0	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
	$I_{OH} = -50 \mu A$	2 to 5.5 V	V <sub>CC</sub> - 0.1			
V	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V
V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}$	3 V	2.48			V
	I <sub>OH</sub> = -16 mA	4.5 V	3.8			
V	I <sub>OL</sub> = 50 μA	2 to 5.5 V			0.1	
	I <sub>OL</sub> = 2 mA	2.3 V			0.4	V
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	3 V			0.44	
	I <sub>OL</sub> = 16 mA	4.5 V			0.55	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±1	μΑ
l <sub>OZ</sub>	$V_O = V_{CC}$ or GND	5.5 V			±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ
l <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 V	0			5	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		1.6		pF

Product Folder Links: SN54LV126A SN74LV126A

<sup>(2)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



## 6.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

DADAMETER	FROM (INPUT) TO (OUTPUT)	LOAD	T <sub>A</sub> = 25°C			MAINI	MAY	LINUT	
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	APACITANCE MIN TYP MAX		MAX	UNIT		
t <sub>pd</sub>	Α				7.1 <sup>(1)</sup>	13 <sup>(1)</sup>	1 (2)	15.5 <sup>(2)</sup>	
t <sub>en</sub>	OE	Y	C <sub>L</sub> = 15 pF		7.4 <sup>(1)</sup>	13 <sup>(1)</sup>	1 <sup>(2)</sup>	15.5 <sup>(2)</sup>	ns
t <sub>dis</sub>	OE				5.7 <sup>(1)</sup>	14.7 <sup>(1)</sup>	1 <sup>(2)</sup>	17 <sup>(2)</sup>	
t <sub>pd</sub>	Α	Y			9.2	16.5	1	18.5	
t <sub>en</sub>	OE		C		9.5	16.5	1	18.5	
t <sub>dis</sub>	OE		C <sub>L</sub> = 50 pF		8.1	18.2	15	20.5	ns
t <sub>sk(o)</sub>						2		2 <sup>(3)</sup>	

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- 2) This note applies to SN54LV126A only: On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (3) Value applies for SN74LV126A only

## 6.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT) TO (OUTPUT)	LOAD	Т	T <sub>A</sub> = 25°C		MIN	MAY	LINIT	
PARAMETER	PROW (INPUT)	10 (001701)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	WAX	UNIT
t <sub>pd</sub>	Α		C <sub>L</sub> = 15 pF		5 <sup>(1)</sup>	8 <sup>(1)</sup>	1 <sup>(2)</sup>	9.5 <sup>(2)</sup>	
t <sub>en</sub>	OE	Y			5.1 <sup>(1)</sup>	8 <sup>(1)</sup>	1 <sup>(2)</sup>	9.5 <sup>(2)</sup>	ns
t <sub>dis</sub>	OE				4.4 <sup>(1)</sup>	9.7 <sup>(1)</sup>	1 <sup>(2)</sup>	11.5 <sup>(2)</sup>	
t <sub>pd</sub>	Α	Y			6.4	11.5	1	13	
t <sub>en</sub>	OE		C		6.6	11.5	1	13	
t <sub>dis</sub>	OE		$C_L = 50 \text{ pF}$		6.1	13.2	1	15	ns
t <sub>sk(o)</sub>						1.5		1.5 <sup>(3)</sup>	

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (2) This note applies to SN54LV126A only: On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (3) Value applies for SN74LV126A only

## 6.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

DADAMETER	FROM (INPUT) TO	TO (OUTDUT)	LOAD	T <sub>A</sub> = 25°C			BAINI	BAAV	LINUT
PARAMETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	WAX	UNIT
t <sub>pd</sub>	А				3.5 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1 <sup>(2)</sup>	6.5 <sup>(2)</sup>	
t <sub>en</sub>	OE	Υ	C <sub>L</sub> = 15 pF		3.6 <sup>(1)</sup>	5.1 <sup>(1)</sup>	1 <sup>(2)</sup>	6 <sup>(2)</sup>	ns
t <sub>dis</sub>	OE				3.3 <sup>(1)</sup>	6.8 <sup>(1)</sup>	1 <sup>(2)</sup>	8 <sup>(2)</sup>	
t <sub>pd</sub>	А	Υ			4.6	7.5	1	8.5	
t <sub>en</sub>	OE		C		4.6	7.1	1	8	20
t <sub>dis</sub>	OE		$C_L = 50 \text{ pF}$		4.3	8.8	1	10	ns
t <sub>sk(o)</sub>		-			·	1		1 <sup>(3)</sup>	

- (1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
- (2) This note applies to SN54LV126A only: On products compliant to MIL-PRF-38535, this parameter is not production tested.

(3) This values applies for SN74LV126A only

Submit Documentation Feedback

Copyright © 1998–2015, Texas Instruments Incorporated



#### 6.9 Noise Characteristics for SN74LV126A

 $V_{CC}$  = 3.3 V,  $C_L$  = 50 pF,  $T_A$  = 25°C (see  $^{(1)}$ )

	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V <sub>OL</sub>		0.3	0.8	
$V_{OL(V)}$	Quiet output, minimum dynamic V <sub>OL</sub>		-0.2	-0.8	
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3.1		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			
$V_{IL(D)}$	Low-level dynamic input voltage			0.97	

<sup>(1)</sup> Characteristics are for surface-mount packages only.


## 6.10 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
0	Device discinction consistence	Outputs analysis C FO of 6 40 MHz	3.3 V	14.4	
C <sub>pd</sub> Power dissipation capacitance	Outputs enable; $C_L = 50 \text{ pF}$ , $f = 10 \text{ MHz}$	5 V	15.9	p⊦	

## 6.11 Typical Characteristics

TBD







Figure 2. SN74LV126A  $t_{PD}\ vs\ V_{CC}$  at 25°C



#### 7 Parameter Measurement Information



- C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PHL</sub> and t<sub>PLH</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




## 8 Detailed Description

#### Overview 8.1

The SN74LV126A devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low. When OE is high, the respective gate passes the data from the A input to its Y output. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### 8.2 Functional Block Diagram



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, and W packages.

Figure 4. Logic Diagram (Positive Logic)

#### 8.3 Feature Description

- Wide operating voltage range, operates from 2 to 5.5 V
- Allows down voltage translation, inputs accept voltages to 5.5 V
- loff supports live insertion, partial power down mode, and back drive protection

#### 8.4 Device Functional Modes

**Table 1. Function Table** (Each Buffer)

INP	OUTPUT	
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	Х	Z

Copyright © 1998-2015, Texas Instruments Incorporated



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74LV126A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates minimize overshoot and undershoot on the outputs. The inputs are 5.5-V tolerant at any valid  $V_{CC}$  making Ideal for translating down to  $V_{CC}$ .

#### 9.2 Typical Application




Figure 5. Typical Application Schematic

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended input conditions
  - Rise time and fall time specs see (Δt/ΔV) in Recommended Operating Conditions.
  - Specified High and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in Recommended Operating Conditions.
- 2. Recommend output conditions
  - Load currents should not exceed 35 mA per output and 70 mA total for the part
  - Outputs should not be pulled above V<sub>CC</sub>

Submit Documentation Feedback



### **Typical Application (continued)**

#### 9.2.3 Application Curve




Figure 6. Switching Characteristics Comparison

## 10 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended and if there are multiple  $V_{CC}$  terminals then .01 or .022  $\mu$ F is recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 11 Layout

#### 11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$  whichever make more sense or is more convenient. It is generally okay to float outputs unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the IOs so they also cannot float when disabled.

#### 11.2 Layout Example




Figure 7. Layout Recommendation



### 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54LV126A	Click here	Click here	Click here	Click here	Click here	
SN74LV126A	Click here	Click here	Click here	Click here	Click here	

#### 12.2 Trademarks

All trademarks are the property of their respective owners.

#### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





5-Mar-2015

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV126AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126ANSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV126A	Samples
SN74LV126APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples
SN74LV126APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV126A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## PACKAGE OPTION ADDENDUM

5-Mar-2015

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

- **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2015

## TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV126ADBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LV126ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV126ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV126ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV126APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV126APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 12-Feb-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV126ADBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74LV126ADGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74LV126ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LV126ANSR	SO	NS	14	2000	367.0	367.0	38.0
SN74LV126APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LV126APWT	TSSOP	PW	14	250	367.0	367.0	35.0

## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.