

SE4610

Complementary Enhancement-Mode MOSFET

Revision: A

General Description

Advanced trench technology to provide excellent RDS(ON), low gate charge and low operation voltage. This device is suitable for using as a load switch or in PWM applications.

- Low $R_{DS(on)}$
- Small Package Outline
- ESD protected

Features

For N-Channel MOSFET


- $V_{DS} = 25V$
- $R_{DS(ON)} = 18m\Omega @ V_{GS}=4.5V$

For P-Channel MOSFET

- $V_{DS} = -40V$
- $R_{DS(ON)} = 18m\Omega @ V_{GS}=-4.5V$

Pin configurations

See Diagram below



Absolute Maximum Ratings

Parameter	Symbol	N-Channel	P-Channel	Units
Drain-Source Voltage	V_{DS}	25	-40	V
Gate-Source Voltage	V_{GS}	± 12	± 12	V
Drain Current	Continuous	I _D	10	A
	Pulsed		80	
Total Power Dissipation @TA=25°C	P _D	3	2	W
Operating Junction Temperature Range	T _J	-55 to 150		

Thermal Resistance

Parameter	Symbol	N-Channel		P-Channel		Units
Thermal Resistance from Junction to Ambient	$R_{\theta JA}$	Typ	Max	Typ	Max	°C/W
		55	62.5	53	62.5	

Electrical Characteristics (TJ=25°C unless otherwise noted)							
Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Units
OFF CHARACTERISTICS (Note 2)							
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0 V	N-Ch	25			V
		I _D =250μA, V _{GS} =0 V	P-Ch	-40			
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 30V, V _{GS} =0V	N-Ch			1	μA
		V _{DS} = -20V, V _{GS} =0V	P-Ch			-1	
I _{GSS}	Gate-Body Leakage Current	V _{GS} =12V, V _{DS} =0V	N-Ch			1	nA
			P-Ch			-1	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D =250μA	N-Ch	0.5		1	V
		V _{DS} = V _{GS} , I _D =-250μA	P-Ch	-0.6		-1.5	
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =4.5V, I _D =4.5A	N-Ch		18	33	mΩ
		V _{GS} =-4.5V, I _D =-9A	P-Ch		18	28	
		V _{GS} =2.5V, I _D =4.0A	N-Ch		21	40	
		V _{GS} =-2.5V, I _D =-6A	P-Ch		23	38	
SWITCHING PARAMETERS							
C _{iss}	Input Capacitance	N-Channel: V _{DS} =15V, V _{GS} =0V, f=1 MHz P-Channel: V _{DS} =-15V, V _{GS} =0V, f=1 MHz	N-Ch		680		pF
C _{oss}	Output Capacitance		P-Ch		670		
C _{rss}	Reverse Transfer Capacitance		N-Ch		102		
Q _g	Total Gate Charge		P-Ch		100		
Q _{gs}	Gate Source Charge		N-Ch		77		
Q _{gd}	Gate Drain Charge		P-Ch		75		
t _{d(on)}	Turn-On Delay Time	N-Channel: V _{DD} =15V, R _{GEN} =3Ω, R _L =2.2Ω P-Channel: V _{DD} =-12V R _{GEN} =3Ω, R _L =2.7Ω	N-Ch		13.8		nC
t _{d(off)}	Turn-Off Delay Time		P-Ch		10		
t _{d(r)}	Turn-On Rise Time		N-Ch		1.8		
t _{d(f)}	Turn-Off Fall Time		P-Ch		3.3		
			N-Ch		3.3		
			P-Ch		1.8		
			N-Ch		4.6		
			P-Ch		12		
			N-Ch		20.6		
			P-Ch		22		
			N-Ch		4.1		
			P-Ch		3		
			N-Ch		5.2		
			P-Ch		4		

Typical Characteristics(N-Channel)




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body diode characteristics

Typical Characteristics(N-Channel)




Figure 7: Gate-Charge characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance

Typical Characteristics(P-Channel)




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage










Figure 6: Body-Diode Characteristics

Typical Characteristics(P-Channel)



Package Outline Dimension**SOP-8**

Dim	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
D	4.80	5.00	0.189	0.197
E	3.80	4.00	0.150	0.157
H	5.80	6.20	0.228	0.244
L	0.40	1.27	0.016	0.050
e1	0.33	0.51	0.013	0.020
e2	1.27BSC		0.50BSC	
φ 1	8°		8°	

The SINO-IC logo is a registered trademark of ShangHai Sino-IC Microelectronics Co., Ltd.

© 2005 SINO-IC - Printed in China - All rights reserved.

SHANGHAI SINO-IC MICROELECTRONICS CO., LTD

Add: Building 3, Room 3401-03, No.200 Zhangcheng Road,
ZhangJiang Hi-Tech Park, Pudong, Shanghai 201203, China

Phone: +86-21-33932402 33932403

33932405 33933508 33933608

Fax: +86-21-33932401

Email: webmaster@sino-ic.com

Website: <http://www.sino-ic.net>