

SE40300GTS

N-Channel Enhancement-Mode MOSFET

Revision: A

General Description

Thigh Density Cell Design For Ultra Low On-Resistance Fully Characterized Avalanche Voltage and Current Improved Shoot-Through FOM

- Simple Drive Requirement
- Small Package Outline
- Surface Mount Device


Features

For a single MOSFET

- $V_{DS} = 40V$
- $R_{DS(ON)} = 1.7m\Omega @ V_{GS}=10V$

Pin configurations

See Diagram below



TO-247S

Absolute Maximum Ratings


Parameter		Symbol	Rating	Units
Drain-Source Voltage		V_{DS}	40	V
Gate-Source Voltage		V_{GS}	± 20	V
Drain Current	Continuous	I_D	288	A
	Pulsed		780	
Single Pulse Avalanche Energy		E_{AS}	1080	mJ
Peak Diode Recovery		dv/dt	5	V/ns
Total Power Dissipation	@TA=25°C	P_D	250	W
Operating Junction Temperature Range		T_J	-55 to 150	°C

SE40300GTS


Electrical Characteristics (T _J =25°C unless otherwise noted)						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS (Note 2)						
B _V DSS	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0 V	40			V
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 120V, V _{GS} =0V			10	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =20 V			100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D =250μA	1.0	2.0	3.0	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =20A		1.7	2.0	mΩ
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =25V, f=1MHz		7500		pF
C _{oss}	Output Capacitance			1420		pF
C _{rss}	Reverse Transfer Capacitance			530		pF
SWITCHING PARAMETERS						
Q _g	Total Gate Charge ²	V _{GS} =10V, V _{DS} =80V, I _D =20A		96		nC
Q _{gs}	Gate Source Charge			22		nC
Q _{gd}	Gate Drain Charge			10		nC
t _{d(on)}	Turn-On Delay Time	V _{GS} =10V, V _{DS} =80V, R _{GEN} =3.9Ω I _D =20A		24		ns
t _{d(off)}	Turn-Off Delay Time			72		ns
t _{d(r)}	Turn-On Rise Time			26		ns
t _{d(f)}	Turn-Off Fall Time			31		ns
Thermal Resistance						
Symbol	Parameter	TO-220			Units	
R _{θJC}	Junction to Case	0.6			°C/W	
R _{θJA}	Junction to Ambient (t ≤ 10s)	60			°C/W	

Test Circuits and Waveform


EAS test circuits:




Gate charge test circuit:



Switch Time Test Circuit:



Switch Waveforms:



Typical Characteristics




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 $R_{DS(on)}$ - Drain Current




Figure 4 $R_{DS(on)}$ -Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 $V_{GS(th)}$ vs Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance

SE40300GTS

Package Outline Dimension

TO-247S



Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	15.1		16.1	0.594		0.634
B	19.8		20.8	0.78		0.819
C	13.8		14.8	0.543		0.583
D	3.00		4.00	0.118		0.157
E	2.75		3.35	0.108		0.132
F	1.30		1.50	0.051		0.059
G	5.10		5.80	0.201		0.228
H	4.50		5.50	0.177		0.217
J	1.45		2.15	0.057		0.085
K	1.90		2.80	0.075		0.110
L	0.55		0.80	0.022		0.031
P	2.00		2.40	0.079		0.094

The SINO-IC logo is a registered trademark of ShangHai Sino-IC Microelectronics Co., Ltd.

© 2005 SINO-IC - Printed in China - All rights reserved.

SHANGHAI SINO-IC MICROELECTRONICS CO., LTD

Add: Building 3, Room 3401-03, No.200 Zhangheng Road,
ZhangJiang Hi-Tech Park, Pudong, Shanghai 201203, China

Phone: +86-21-33932402 33932403

33932405 33933508 33933608

Fax: +86-21-33932401

Email: webmaster@sino-ic.com

Website: <http://www.sino-ic.com>