


P-Channel MOSFET MEM2313

General Description


MEM2313SG Series Dual P-channel enhancement mode field-effect transistor, produced with high cell density DMOS trench technology, which is especially used to minimize on-state resistance. This device particularly suits low voltage .

Features

- -30V/-6A
- $R_{DS(ON)} = 52m\Omega @ V_{GS} = -10V, I_D = -6A$
- $R_{DS(ON)} = 67m\Omega @ V_{GS} = -4.5V, I_D = -4A$
- High Density Cell Design For Ultra Low On-Resistance
- Surface mount package:SOP8



Pin Configuration



Typical Application

- Power management
- Load switch
- Battery protection

Absolute Maximum Ratings

Parameter		Symbol	Ratings	Units
Drain-Source Voltage		V_{DSS}	-30V	V
Gate-Source Voltage		V_{GSS}	± 20	V
Drain Current	$T_A = 25^\circ C$	I_D	-6	A
	$T_A = 70^\circ C$		-4	
Pulsed Drain Current ^{1,2}		I_{DM}	-30	A
Total Power Dissipation	$T_A = 25^\circ C$	P_d	1.3	W
	$T_A = 70^\circ C$		0.8	
Operating Temperature Range		T_{Opr}	150	°C
Storage Temperature Range		T_{stg}	-65/150	°C

T

Thermal Characteristics

Parameter	Symbol	Ratings	Units
Thermal Resistance, Junction-to-Ambient ³	Steady-State	R _{θJA}	62.5 °C/W

Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Typ.	Max	Units
Static Characteristics						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =-250μA	-30	-34		V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D =-250μA	-1.2	-1.3	-2	V
Gate-Body Leakage	I _{GSS}	V _{DS} =0V, V _{GS} =20V		0.8	100	nA
		V _{DS} =0V, V _{GS} =-20V		-0.8	-100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-24V , V _{GS} =0V		-3.5	-300	nA
Static Drain-Source On-Resistance	R _{DS(ON)1}	V _{GS} =-10V, I _D =-6A	33	52	65	mΩ
	R _{DS(ON)2}	V _{GS} =-4.5V, I _D =-4A	50	67	80	mΩ
Forward Transconductance	g _{fs}	V _{DS} = -5 V, I _D = -5 A		10		S
Drain-Source Diode Forward Current	I _s				-1.3	A
Source-drain (diode forward) voltage	V _{SD}	V _{GS} =0V, I _s =-1A		-0.8	-1.2	V
Dynamic Characteristics						
Input Capacitance	C _{iss}	V _{DS} = -15V, V _{GS} = 0 V, f = 1 MHz		530		pF
Output Capacitance	C _{oss}			140		
Reverse Transfer Capacitance	C _{rss}			70		
Switching Characteristics						
Turn-On Delay Time	t _{d(on)}	V _{DD} = -15 V, I _D =-1 A, V _{GEN} = -10 V, R _g = 6 Ω		8	15	ns
Rise Time	t _r			15	25	
Turn-Off Delay Time	t _{d(off)}			15	25	
Fall-Time	t _f			10	17	
Total Gate Charge	Q _g	V _{DS} = -15 V, V _{GS} = -5V, I _D = -5A		10	15	nc
Gate-Source Charge	Q _{gs}			2.2		
Gate-Drain Charge	Q _{gd}			2		

1、 Pulse width limited by Max. junction temperature.

2、 Pulse width <300us , duty cycle <2%.

3、 Surface Mounted on FR4 Board, t < 10 sec.

Typical Performance Characteristics




Fig.1 On-region characteristics




Fig.2 On_resistance variation with drain current and gate voltage




Fig.3 On-resistance variation with temperature




Fig.4 On-resistance variation with gate-to source voltage




Fig.5 Transfer characteristics




Fig.6 Body diode forward voltage variation with source current and temperature




Fig.7 Gate charge characteristics




Fig.8 Capacitance characteristics




Fig.9 Maximum safe operating area




Fig.10 Single pulse maximum power dissipation




Fig.11 Switching test circuit





Fig.12 Switching waveforms




Thermal characterization performed using the conditions described in note IC.

Transient thermal response will change depending the circuit board design.

Package Information

Package type:SOP8



Character	Dimension (mm)		Dimension (Inches)	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.1	0.3	0.004	0.012
B	1.27(Typ.)		0.05(Typ.)	
b	0.330	0.510	0.013	0.020
C	0.9(Typ.)		0.035(Typ.)	
C1	1.0(Typ.)		0.039(Typ.)	
D	5.8	6.2	0.228	0.244
E	3.800	4.000	0.150	0.157
F	4.7	5.1	0.185	0.201
L	0.675	0.725	0.027	0.029
G	0.32(Typ.)		0.013(Typ.)	
R	0.15(Typ.)		0.006(Typ.)	
Φ	0.8(Typ.)		0.031(Typ.)	
θ1	7°		7°	
θ	8°		8°	