GD65232, GD75232 **MULTIPLE RS-232 DRIVERS AND RECEIVERS**

SLLS206J - MAY 1995 - REVISED NOVEMBER 2004

- Single Chip With Easy Interface Between UART and Serial-Port Connector of IBM™ **PC/AT** and Compatibles
- Meet or Exceed the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- **Designed to Support Data Rates up to** 120 kbit/s
- Pinout Compatible With SN75C185 and SN75185

description/ordering information

The GD65232 and GD75232 combine three drivers and five receivers from the Texas Instruments trade-standard SN75188 and **GD65232, GD75232...DB, DW, N, OR PW PACKAGE** (TOP VIEW) V_{DD} [∐ ∨_{cc} RA1 [] 2 19 🛮 RY1 RA2 🛮 3 18 ¶ RY2 RA3 **1**4 17 **∏** RY3 DY1 [] 5 16 **∏** DA1 DY2 **∏**6 15 ∏ DA2 RA4 **∏** 7 14 **∏** RY4 DY3 | 8 13 DA3 RA5 **∏** 9 12 **∏** RY5 V_{SS} [] 10 11 **∏** GND

SN75189 bipolar guadruple drivers and receivers, respectively. The pinout matches the flow-through design of the SN75C185 to decrease the part count, reduce the board space required, and allow easy interconnection of the UART and serial-port connector of an IBM™ PC/AT and compatibles. The bipolar circuits and processing of the GD65232 and GD75232 provide a rugged, low-cost solution for this function at the expense of quiescent power and external passive components relative to the SN75C185.

The GD65232 and GD75232 comply with the requirements of the TIA/EIA-232-F and ITU (formerly CCITT) V.28 standards. These standards are for data interchange between a host computer and a peripheral at signaling rates up to 20 kbit/s. The switching speeds of these devices are fast enough to support rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be expected unless the designer has design control of the cable and the interface circuits at both ends. For interoperability at signaling rates up to 120 kbit/s, use of TIA/EIA-423-B (ITU V.10) and TIA/EIA-422-B (ITU V.11) standards is recommended.

ORDERING INFORMATION

TA	PACKA	GE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP (N)	Tube of 20	GD65232N	GD65232N
	COIC (DIA)	Tube of 25	GD65232DW	CDC5000
4000 1- 0500	SOIC (DW)	Reel of 2000	GD65232DWR	GD65232
-40°C to 85°C	SSOP (DB)	Reel of 2000	GD65232DBR	GD65232
	T000D (DW)	Tube of 70	GD65232PW	ODOFOOO
	TSSOP (PW)	Reel of 2000	GD65232PWR	GD65232
	PDIP (N)	Tube of 20	GD75232N	GD75232N
	COIC (DIA)	Tube of 25	GD75232DW	OD75000
000 to 7000	SOIC (DW)	Reel of 2000	GD75232DWR	GD75232
0°C to 70°C	SSOP (DB)	Reel of 2000	GD75232DBR	GD75232
	TSSOP (PW)	Tube of 70	GD75232PW	GD75232
	1330F (PW)	Reel of 2000	GD75232PWR	GD13232

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


IBM is a trademark of International Business Machines Corporation.



logic diagram (positive logic)




schematic (each driver)



Resistor values shown are nominal.



schematic (each receiver)



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (see Note 1): V _{CC}	10 V
	15 V
V _{SS}	
Input voltage range, V _I : Driver	–15 V to 7 V
Receiver	–30 V to 30 V
Driver output voltage range, VO	
Receiver low-level output current, I _{OL}	20 mA
Package thermal impedance, θ_{JA} (see Notes 2 and 3):	DB package 70°C/W
	DW package 58°C/W
	N package 69°C/W
	PW package 83°C/W
Operating virtual junction temperature, T _J	150°C
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to the network ground terminal.
 - 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



GD65232, GD75232 **MULTIPLÉ RS-232 DRIVERS AND RECEIVERS**

SLLS206J - MAY 1995 - REVISED NOVEMBER 2004

recommended operating conditions

			MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage (see Note 4)		7.5	9	15	V
VSS	Supply voltage (see Note 4)		-7.5	-9	-15	V
Vcc	Supply voltage (see Note 4)		4.5	5	5.5	V
VIH	High-level input voltage (driver only)		1.9			V
V_{IL}	Low-level input voltage (driver only)				0.8	V
la	High level cutout current	Driver			-6	A
IOH	High-level output current	Receiver			-0.5	mA
1	Lave lavel authors assument	Driver			6	A
IOL	Low-level output current	Receiver			16	mA
Τ.	Operating free cir temperature	GD65232	-40		85	°C
TA	Operating free-air temperature	GD75232	0		70	-0

NOTE 4: When powering up the GD65232 and GD75232, the following sequence should be used:

- 1. V_{SS}
- 2. V_{DD} 3. V_{CC} 4. I/Os

Applying V_{CC} before V_{DD} may allow large currents to flow, causing damage to the device. When powering down the GD65232 and GD75232, the reverse sequence should be used.

supply currents over recommended operating free-air temperature range

	PARAMETER		TEST CO	NDITIONS		MIN MAX	UNIT
				$V_{DD} = 9 V$,	$V_{SS} = -9 V$	15	
		All inputs at 1.9 V,	No load	$V_{DD} = 12 V$,	$V_{SS} = -12 \text{ V}$	19	
	Committee and the many 1/-			$V_{DD} = 15 V$,	$V_{SS} = -15 \text{ V}$	25	
IDD	Supply current from V _{DD}			V _{DD} = 9 V,	$V_{SS} = -9 V$	4.5	mA
		All inputs at 0.8 V,	No load	$V_{DD} = 12 V$,	$V_{SS} = -12 \text{ V}$	5.5	
				$V_{DD} = 15 V$,	$V_{SS} = -15 \text{ V}$	9	
				V _{DD} = 9 V,	V _{SS} = -9 V	-15	
		All inputs at 1.9 V,	No load	$V_{DD} = 12 V$,	$V_{SS} = -12 \text{ V}$	-19	
	Commission assume at the as Man			$V_{DD} = 15 V$,	$V_{SS} = -15 \text{ V}$	-25	
Iss	Supply current from V _{SS}			V _{DD} = 9 V,	V _{SS} = -9 V	-3.2	mA
		All inputs at 0.8 V,	No load	$V_{DD} = 12 V$,	V _{SS} = -12 V	-3.2	!
				$V_{DD} = 15 V$,	$V_{SS} = -15 \text{ V}$	-3.2	!
laa	Cumply ourront from \/o.o.	All inputs at F.V	No load,	V22 - F.V	GD65232	38	mA
ICC	Supply current from V _{CC}	All inputs at 5 V,	ino ioau,	V _{CC} = 5 V	GD75232	30	IIIA

SLLS206J - MAY 1995 - REVISED NOVEMBER 2004

DRIVER SECTION

electrical characteristics over recommended operating free-air temperature range, V_{DD} = 9 V, V_{SS} = -9 V, V_{CC} = 5 V (unless otherwise noted)

	PARAMETER		TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	V _{IL} = 0.8 V,	$R_L = 3 k\Omega$,	See Figure 1	6	7.5		V
VOL	Low-level output voltage (see Note 5)	V _{IH} = 1.9 V,	$R_L = 3 \text{ k}\Omega$,	See Figure 1		-7.5	-6	V
I _{IH}	High-level input current	V _I = 5 V,	See Figure 2				10	μΑ
IIL	Low-level input current	$V_{I} = 0,$	See Figure 2				-1.6	mA
IOS(H)	High-level short-circuit output current (see Note 6)	V _{IL} = 0.8 V,	V _O = 0,	See Figure 1	-4.5	-12	-19.5	mA
IOS(L)	Low-level short-circuit output current	V _{IH} = 2 V,	$V_{O} = 0$,	See Figure 1	4.5	12	19.5	mA
r _O	Output resistance (see Note 7)	VCC = VDD =	$V_{SS} = 0$,	$V_O = -2 V \text{ to } 2 V$	300			Ω

- NOTES: 5. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only (e.g., if –10 V is maximum, the typical value is a more negative voltage).
 - 6. Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings.
 - 7. Test conditions are those specified by TIA/EIA-232-F and as listed above.

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = -12 V, T_A = 25°C

	PARAMETER		TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	C _L = 15 pF,	See Figure 3		315	500	ns
tPHL	Propagation delay time, high- to low-level output	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	C _L = 15 pF,	See Figure 3		75	175	ns
	Transition time,	D 0101-710	C _L = 15 pF,	See Figure 3		60	100	ns
^t TLH	low- to high-level output	$R_L = 3 k\Omega \text{ to } 7 k\Omega$	$C_L = 2500 \text{ pF},$	See Figure 3 and Note 8		1.7	2.5	μs
	Transition time,	$R_1 = 3 k\Omega \text{ to } 7 k\Omega$	$C_L = 15 pF$,	See Figure 3		40	75	ns
tTHL	high- to low-level output	K[= 3 K22 to 7 K22	C _L = 2500 pF,	See Figure 3 and Note 8		1.5	2.5	μs

NOTE 8: Measured between ±3-V and ±3-V points of the output waveform (TIA/EIA-232-F conditions); all unused inputs are tied either high or low.



SLLS206J - MAY 1995 - REVISED NOVEMBER 2004

RECEIVER SECTION

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS		MIN	TYP†	MAX	UNIT
.,	B 10 1 1 1 1 1	T _A = 25°C,	See Figure 5		1.75	1.9	2.3	.,
V _{IT+}	Positive-going input threshold voltage	$T_A = 0$ °C to 70 °C,	See Figure 5		1.55		2.3	V
V _{IT} _	Negative-going input threshold voltage				0.75	0.97	1.25	V
V _{hys}	Input hysteresis voltage (V _{IT+} - V _{IT-})				0.5			V
.,			V _{IH} = 0.75 V		2.6	4	5	
VOH	High-level output voltage	$I_{OH} = -0.5 \text{ mA}$	Inputs open		2.6			V
VOL	Low-level output voltage	I _{OL} = 10 mA,	V _I = 3 V			0.2	0.45	V
		V 05.V	0 5 5	GD65232	3.6		11	
ΙΗ	High-level input current	$V_{I} = 25 V,$	See Figure 5	GD75232	3.6		8.3	mA
		V _I = 3 V,	See Figure 5		0.43			
		.,		GD65232	-3.6		-11	
I _{IL}	Low-level input current	$V_{I} = -25 \text{ V},$	See Figure 5	GD75232	-3.6		-8.3	mA
		$V_{I} = -3 V$,	See Figure 5		-0.43			
los	Short-circuit output current	See Figure 4				-3.4	-12	mA

[†] All typical values are at $T_A = 25^{\circ}C$, $V_{CC} = 5$ V, $V_{DD} = 9$ V, and $V_{SS} = -9$ V.

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = -12 V, T_A = 25°C

	PARAMETER	Т	EST CONDITIO	MIN	TYP	MAX	UNIT	
t _{PLH}	Propagation delay time, low- to high-level output					107	250	ns
tPHL	Propagation delay time, high- to low-level output	C 50 pE	D 5 kO	Soo Figuro 6		42	150	ns
tTLH	Transition time, low- to high-level output	$C_L = 50 pF$,	$R_L = 5 k\Omega$,	See Figure 6		175	350	ns
tTHL	Transition time, high- to low-level output					16	60	ns
tPLH	Propagation delay time, low- to high-level output					100	160	ns
tPHL	Propagation delay time, high- to low-level output	C. 45 pF	D: 4.5 kO	Coo Figure 6		60	100	ns
tTLH	Transition time, low- to high-level output	$C_L = 15 \text{ pr},$	$R_L = 1.5 \text{ k}\Omega$,	See rigure 6		90	175	ns
tTHL	Transition time, high- to low-level output					15	50	ns



PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit for V_{OH} , V_{OL} , $I_{OS(H)}$, and $I_{OS(L)}$





Figure 2. Driver Test Circuit for IIH and IIL



NOTES: A. The pulse generator has the following characteristics: $t_W = 25 \mu s$, PRR = 20 kHz, $Z_O = 50 \Omega$, $t_T = t_f < 50 ns$.

B. C_L includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION




Figure 4. Receiver Test Circuit for IOS





Figure 5. Receiver Test Circuit for VIT, VOH, and VOL




NOTES: A. The pulse generator has the following characteristics: t_W = 25 μ s, PRR = 20 kHz, Z_O = 50 Ω , t_f = t_f < 50 ns.


B. C_L includes probe and jig capacitance.


Figure 6. Receiver Propagation and Transition Times

TYPICAL CHARACTERISTICS DRIVER SECTION





OUTPUT CURRENT OUTPUT VOLTAGE 20 $V_{DD} = 9 V$ 16 $V_{SS} = -9 V$ $T_A = 25^{\circ}C$ $V_{OL} (V_{I} = 1.9 V)$ 12 Io - Output Current - mA 8 4 0 -8 $3-k\Omega$ **Load Line** -12 $V_{OH} (V_I = 0.8^{\dagger} V)$ -16 -20 -12 -8 12 16 -16 VO - Output Voltage - V Figure 8






TYPICAL CHARACTERISTICS







NOTE A: This figure shows the maximum amplitude of a positive-going pulse that, starting from 0 V, does not cause a change of the output level.




Figure 13

APPLICATION INFORMATION

Diodes placed in series with the V_{DD} and V_{SS} leads protect the GD65232 and GD75232 in the fault condition in which the device outputs are shorted to ± 15 V and the power supplies are at low and provide low-impedance paths to ground (see Figure 15).




Figure 15. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F




Figure 16. Typical Connection





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
GD65232DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232	Samples
GD65232DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232	Samples
GD65232PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232	Samples
GD75232DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232	Samples
GD75232DBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232	Samples
GD75232DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232	Samples
GD75232DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232	Samples
GD75232DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232	Sample
GD75232DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232	Sample
GD75232DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232	Sample
GD75232N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	GD75232N	Samples
GD75232PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232	Samples
GD75232PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232	Sample
GD75232PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232	Sample
GD75232PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	0 to 70	GD75232	Sample
GD75232PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232	Sample

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



PACKAGE OPTION ADDENDUM

10-Jun-2014

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jul-2018

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
GD65232DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
GD75232DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
GD75232DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
GD75232DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
GD75232PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 12-Jul-2018



*All dimensions are nominal

7 til dillionolorio dio nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
GD65232DWR	SOIC	DW	20	2000	367.0	367.0	45.0
GD75232DBR	SSOP	DB	20	2000	367.0	367.0	38.0
GD75232DWR	SOIC	DW	20	2000	367.0	367.0	45.0
GD75232DWR	SOIC	DW	20	2000	367.0	367.0	45.0
GD75232PWR	TSSOP	PW	20	2000	364.0	364.0	27.0

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.