FAST TRANSIENT RESPONSE, 1-A LOW-DROPOUT VOLTAGE REGULATORS

FEATURES

- **Input Voltage Range: 2.7 V to 10 V**
- **Low-Dropout Voltage: 230 mV typical at 1 A (TPS76850)**
- **2% Tolerance Over Specified Conditions for Fixed-Output Versions**
- **Open Drain Power Good (See TPS767xx for Power-On Reset With 200-ms Delay Option)**
- **Ultralow 85 μA Typical Quiescent Current**
- **Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V Fixed Output and Adjustable (1.2 V to 5.5 V) Versions**
- **Fast Transient Response**
- **Thermal Shutdown Protection**
- **SOIC-8 (D) and TSSOP-20 (PWP) Package**

DESCRIPTION

This device is designed to have a fast transient response and be stable with 10 μF capacitors. This combination provides high performance at a reasonable cost.

Since the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 230 mV at an output current of 1 A for the TPS76850) and is directly proportional to the output current. Additionally, because the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 85 μA over the full range of output current, 0 mA to 1 A). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a shutdown mode; applying a TTL high signal to $\overline{\text{EN}}$ (enable) shuts down the regulator, reducing the quiescent current to less than 1 μA at $T_J = 25°C$.

Power good (PG) is an active high output, which can be used to implement a power-on reset or a low-battery indicator.

D PACKAGE
(Top View)

GND	1		8	PG
$\overline{\text{EN}}$	2		7	FB/NC
IN	3		6	OUT
IN	4		5	OUT

PWP PACKAGE
(Top View)

GND/HSINK	1		20	GND/HSINK
GND/HSINK	2		19	GND/HSINK
GND	3		18	NC
NC	4		17	NC
$\overline{\text{EN}}$	5		16	PG
IN	6		15	FB/NC
IN	7		14	OUT
NC	8		13	OUT
GND/HSINK	9		12	GND/HSINK
GND/HSINK	10		11	GND/HSINK

NC = No Internal Connection

Figure 1. Typical Application Configuration (For Fixed Output Options)

⚠ Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION[1]

PRODUCT	V_{OUT}[2]
TPS768**xx**Q*yyyz*	**XX** is nominal output voltage (for example, 28 = 2.8 V, 285 = 2.85 V, 01 = Adjustable). **YYY** is package designator. **Z** is package quantity.

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
(2) Custom output voltages are available; minimum order quantities may apply. Contact factory for details and availability.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) [1]

	VALUE
Input voltage range, V_I[2]	−0.3 V to 13.5 V
Voltage range at $\overline{EN}$	−0.3 V to V_I + 0.3 V
Maximum PG voltage	16.5 V
Peak output current	Internally limited
Continuous total power dissipation	See Dissipation Rating Table
Output voltage, V_O (OUT, FB)	7 V
Operating junction temperature range, T_J	−40°C to +125°C
Storage temperature range, T_{stg}	−65°C to +150°C
ESD rating, HBM	2 kV

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network terminal ground.

DISSIPATION RATING TABLE—FREE-AIR TEMPERATURES

PACKAGE	AIR FLOW (CFM)	T_A < +25°C POWER RATING	DERATING FACTOR ABOVE T_A = +25°C	T_A = +70°C POWER RATING	T_A = +85°C POWER RATING
D	0	568.18 mW	5.6818 mW/°C	312.5 mW	227.27 mW
	250	904.15 mW	9.0415 mW/°C	497.28 mW	361.66 mW
PWP[1]	0	3.1 W	30.7 mW/°C	1.7 W	1.2 W
	250	4.1 W	41.2 mW/°C	2.3 W	1.6 W

(1) This parameter is measured with the recommended copper heat sink pattern on a 4-layer, 5-in × 5-in PCB, 1 oz. copper, 4-in × 4-in coverage (4 in²).

RECOMMENDED OPERATING CONDITIONS

	MIN	MAX	UNIT
Input voltage, V_I[1]	2.7	10	V
Output voltage range, V_O	1.2	5.5	V
Output current, I_O[2]	0	1.0	A
Operating junction temperature, T_J[2]	−40	+125	°C

(1) Minimum V_{IN} = V_{OUT} + V_{DO} or 2.7 V, whichever is greater.
(2) Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, $V_I = V_{O(typ)}+ 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_O = 10$ μF (unless otherwise noted).

| PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OUT} Accuracy		$-40°C \le T_J \le +125°C$, $V_O + 1$ V $\le V_{IN} \le 10V^{(1)}$, 10 μA $\le I_O \le$ 1A	$(0.98)V_O$	V_O	$(1.02)V_O$	V
Quiescent current (GND current) $\overline{EN} = 0$V $^{(1)}$		10 μA < I_O < 1 A, $T_J = +25°C$		85		μA
		$I_O = 1$ A, $T_J = -40°C$ to $+125°C$			125	
Output voltage line regulation ($\Delta V_O/V_O$) $^{(1)(2)}$		$V_O + 1$ V < $V_I \le 10$ V, $T_J = +25°C$		0.01		%/V
Load regulation				3		mV
Output noise voltage (TPS76818)		BW = 200 Hz to 100 kHz, $C_O = 10$ μF, $I_C = 1$ A, $T_J = +25°C$		55		μVrms
Output current limit		$V_O = 0$ V	1.2	1.7	2	A
Thermal shutdown junction temperature				150		°C
Standby current		$V_{\overline{EN}} = V_I$, $T_J = +25°C$, 2.7 V < V_I < 10 V		1		μA
		$V_{\overline{EN}} = V_I$, $T_J = -40°C$ to $+125°C$, 2.7 V < V_I < 10 V			10	μA
FB pin current, I_{FB}	TPS76801	$V_{FB} = 1.5$ V		2		nA
High-level enable input voltage			1.7			V
Low-level enable input voltage					0.9	V
Power-supply ripple rejection $^{(1)}$		f = 1 kHz, $C_O = 10$ μF, $T_J = +25°C$		60		dB
Power Good (PG)	Minimum input voltage for valid PG	$I_{O(PG)} = 300$ μA		1.1		V
	Trip threshold voltage	V_O decreasing	92		98	%V_O
	Hysteresis voltage	Measured at V_O		0.5		%V_O
	Output low voltage	$V_I = 2.7$ V, $I_{O(PG)} = 1$ mA		0.15	0.4	V
	Leakage current	$V_{(PG)} = 5$ V			1	μA
Enable pin current ($I_{\overline{EN}}$)		$V_{\overline{EN}} = 0$ V	1	0	1	μA
		$V_{\overline{EN}} = V_I$	1		1	μA
Dropout voltage $^{(3)}$	TPS76828	$I_O = 1$ A, $T_J = +25°C$		500		mV
		$I_O = 1$ A, $T_J = -40°C$ to $+125°C$			825	
	TPS76830	$I_O = 1$ A, $T_J = +25°C$		450		
		$I_O = 1$ A, $T_J = -40°C$ to $+125°C$			675	
	TPS76833	$I_O = 1$ A, $T_J = +25°C$		350		
		$I_O = 1$ A, $T_J = -40°C$ to $+125°C$			575	
	TPS76850	$I_O = 1$ A, $T_J = +25°C$		230		
		$I_O = 1$ A, $T_J = -40°C$ to $+125°C$		380		

(1) Minimum IN operating voltage is 2.7 V or $V_{O(typ)}$ + 1 V, whichever is greater. Maximum IN voltage 10 V.

(2) If $V_O \le 1.8$ V then $V_{Imax} = 10$ V, $V_{Imin} = 2.7$ V: $\text{Line Reg. (mV)} = (\%/V) \times V_O \times \dfrac{\left(V_{Imax} - 2.7V\right)}{100} \times 1000$

If $V_O \ge 2.5$ V then $V_{Imax} = 10$ V, $V_{Imin} = V_O + 1$ V: $\text{Line Reg. (mV)} = (\%/V) \times V_O \dfrac{\left(V_{Imax} - \left(V_O + 1V\right)\right)}{100} \times 1000$

(3) IN voltage equals $V_O(typ) - 100$ mV; TPS76801 output voltage set to 3.3 V nominal with external resistor divider. TPS76815, TPS76818, TPS76825, and TPS76827 dropout voltage limited by input voltage range limitations (that is, TPS76830 input voltage must drop to 2.9 V for the purpose of this test).

FUNCTIONAL BLOCK DIAGRAM—Adjustable Version

FUNCTIONAL BLOCK DIAGRAM—Fixed-Voltage Version

Terminal Functions

NAME	SOIC-8 (D) PIN NO.	TSSOP-20 (PWP) PIN NO.	DESCRIPTION
GND	1	3	Regulator ground
GND/HSINK	—	1, 2, 9-12, 19, 20	Regulator ground and heatsink
NC	—	4, 8, 17, 18	No connect
$\overline{\text{EN}}$	2	5	Enable input
IN	3, 4	6, 7	Input voltage
OUT	5, 6	13, 14	Regulated output voltage
FB/NC	7	15	Feedback input voltage for adjustable device (no connect for fixed options)
PG	8	16	PG output

Submit Documentation Feedback

TYPICAL CHARACTERISTICS

TPS76833
OUTPUT VOLTAGE
vs
OUTPUT CURRENT

V_I = 4.3 V
T_A = 25°C

Figure 2.

TPS76815
OUTPUT VOLTAGE
vs
OUTPUT CURRENT

V_I = 2.7 V
T_A = 25°C

Figure 3.

TPS76825
OUTPUT VOLTAGE
vs
OUTPUT CURRENT

V_I = 3.5 V
T_A = 25°C

Figure 4.

TPS76833
OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE

V_I = 4.3 V

I_O = 1 A

I_O = 1 mA

Figure 5.

TYPICAL CHARACTERISTICS (continued)

TPS76815
OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE

Figure 6.

TPS76825
OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE

Figure 7.

TPS76833
GROUND CURRENT
vs
FREE-AIR TEMPERATURE

Figure 8.

TPS76815
**GROUND CURRENT**
vs
FREE-AIR TEMPERATURE

Figure 9.

TYPICAL CHARACTERISTICS (continued)

**TPS76833
POWER-SUPPLY RIPPLE REJECTION
vs
FREQUENCY**

Figure 10.

**TPS76833
OUTPUT SPECTRAL NOISE DENSITY
vs
FREQUENCY**



Figure 11.

**INPUT VOLTAGE (MIN)
vs
OUTPUT VOLTAGE**

Figure 12.

**TPS76833
OUTPUT IMPEDANCE
vs
FREQUENCY**

Figure 13.

TYPICAL CHARACTERISTICS (continued)

TPS76833
DROPOUT VOLTAGE
vs
FREE-AIR TEMPERATURE

V_{DO} – Dropout Voltage – mV

I_O = 1 A

I_O = 10 mA

I_O = 0

C_o = 10 μF

T_A – Free-Air Temperature – °C

Figure 14.

TPS76815
LINE TRANSIENT RESPONSE

V_I – Input Voltage – V

ΔV_O – Change in Output Voltage – mV

C_o = 10 μF
T_A = 25°C

t – Time – μs

Figure 15.

TPS76815
LOAD TRANSIENT RESPONSE

ΔV_O – Change in Output Voltage – mV

C_o = 10 μF
T_A = 25°C

I_O – Output Current – A

t – Time – μs

Figure 16.

TPS76833
LINE TRANSIENT RESPONSE

V_I – Input Voltage – V

C_o = 10 μF
T_A = 25°C

ΔV_O – Change in Output Voltage – mV

t – Time – μs

Figure 17.

TYPICAL CHARACTERISTICS (continued)

**TPS76833
LOAD TRANSIENT RESPONSE**

Figure 18.

**TPS76833
OUTPUT VOLTAGE
vs
TIME (AT START-UP)**

Figure 19.

**TPS76801
DROPOUT VOLTAGE
vs
INPUT VOLTAGE**

Figure 20.

**TEST CIRCUIT FOR TYPICAL REGIONS OF STABILITY
(Figure 22 through Figure 25)
(Fixed Output Options)**

Figure 21.

TYPICAL CHARACTERISTICS (continued)

Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.

TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE
vs
OUTPUT CURRENT

Region of Instability

V_O = 3.3 V
C_O = 4.7 μF
V_I = 4.3 V
T_A = 25°C

Region of Stability

Region of Instability

I_O – Output Current – mA

ESR – Equivalent Series Resistance – Ω

Figure 22.

TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE
vs
OUTPUT CURRENT

Region of Instability

V_O = 3.3 V
C_O = 4.7 μF
V_I = 4.3 V
T_J = 125°C

Region of Stability

Region of Instability

I_O – Output Current – mA

ESR – Equivalent Series Resistance – Ω

Figure 23.

TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE
vs
OUTPUT CURRENT

Region of Instability

V_O = 3.3 V
C_O = 22 μF
V_I = 4.3 V
T_A = 25°C

Region of Stability

Region of Instability

I_O – Output Current – mA

ESR – Equivalent Series Resistance – Ω

Figure 24.

TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE
vs
OUTPUT CURRENT

Region of Instability

V_O = 3.3 V
C_O = 22 μF
V_I = 4.3 V
T_J = 125°C

Region of Stability

Region of Instability

I_O – Output Current – mA

ESR – Equivalent Series Resistance – Ω

Figure 25.

APPLICATION INFORMATION

The TPS768xxQ family includes eight fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, 2.7 V, 2.8 V, 3.0 V, 3.3 V, and 5.0 V), and offers an adjustable device, the TPS76801 (adjustable from 1.2 V to 5.5 V).

DEVICE OPERATION

The TPS768xxQ features very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a PNP pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). The TPS768xxQ uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the PNP-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in β forces an increase in I_B to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS768xxQ quiescent current remains low even when the regulator drops out, eliminating both problems.

The TPS768xxQ family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to 2 μA. If the shutdown feature is not used, $\overline{EN}$ should be tied to ground.

MINIMUM LOAD REQUIREMENTS

The TPS768xxQ family is stable even at zero load; no minimum load is required for operation.

FB - PIN CONNECTION (ADJUSTABLE VERSION ONLY)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option. The output voltage is sensed through a resistor divider network to close the loop as shown in Figure 27. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

EXTERNAL CAPACITOR REQUIREMENTS

An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047 μF or larger) improves load transient response and noise rejection if the TPS768xxQ is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS768xxQ requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10 μF and the ESR (equivalent series resistance) must be between 60 mΩ and 1.5 Ω. Capacitor values 10 μF or larger are acceptable, provided the ESR is less than 1.5Ω . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above.

APPLICATION INFORMATION (continued)

Figure 26. Typical Application Circuit (Fixed Versions)

The output voltage of the TPS76801 adjustable regulator is programmed using an external resistor divider as shown in Figure 27. The output voltage is calculated using:

$$V_O = V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$

where:

V_{ref} = 1.1834 V typ (the internal reference voltage)

(1)

Resistors R1 and R2 should be chosen for approximately 50-µA divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 kΩto set the divider current at 50 µA and then calculate R1 using:

$$R1 = \left(\frac{V_O}{V_{ref}} - 1\right) \times R2$$

(2)

Figure 27. TPS76801 Adjustable LDO Regulator Programming

OUTPUT VOLTAGE PROGRAMMING GUIDE			
OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	33.2	30.1	kΩ
3.3 V	53.6	30.1	kΩ
3.6 V	61.9	30.1	kΩ
4.75 V	90.8	30.1	kΩ

POWER-GOOD INDICATOR

The TPS768xxQ features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or used as a low-battery indicator. PG does not assert itself when the regulated output voltage falls out of the specified 2% tolerance, but instead reports an output voltage low, relative to its nominal regulated value.

APPLICATION INFORMATION (continued)

REGULATOR PROTECTION

The TPS768xxQ PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS768xxQ also features internal current limiting and thermal protection. During normal operation, the TPS768xxQ limits output current to approximately 1.7 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds +150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below +130°C (typ), regulator operation resumes.

POWER DISSIPATION AND JUNCTION TEMPERATURE

Specified regulator operation is assured to a junction temperature of +125°C; the maximum junction temperature should be restricted to +125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_D max$, and the actual dissipation, P_D, which must be less than or equal to $P_D max$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_D max = \frac{T_J max - T_A}{R_{\theta JA}}$$

(3)

Where:

- $T_J max$ is the maximum allowable junction temperature.
- $R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package; that is, 172°C/W for the 8-pin SOIC (D) and 32.6°C/W for the 20-pin TSSOP (PWP) with no airflow.
- T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = \left(V_I - V_O\right) \times I_O$$

(4)

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS76801QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76801	Samples
TPS76801QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76801	Samples
TPS76801QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76801	Samples
TPS76801QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76801	Samples
TPS76801QPWPG4	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76801	Samples
TPS76801QPWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76801	Samples
TPS76801QPWPRG4	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76801	Samples
TPS76815QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76815	Samples
TPS76815QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76815	Samples
TPS76815QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76815	Samples
TPS76815QPWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76815	Samples
TPS76818QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76818	Samples
TPS76818QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76818	Samples
TPS76818QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76818	Samples
TPS76818QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76818	Samples
TPS76818QPWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76818	Samples
TPS76825QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76825	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS76825QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76825	Samples
TPS76825QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76825	Samples
TPS76825QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76825	Samples
TPS76825QPWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76825	Samples
TPS76825QPWPRG4	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76825	Samples
TPS76827QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76827	Samples
TPS76828QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76828	Samples
TPS76830QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76830	Samples
TPS76830QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76830	Samples
TPS76833QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76833	Samples
TPS76833QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76833	Samples
TPS76833QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76833	Samples
TPS76833QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76833	Samples
TPS76833QPWPG4	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76833	Samples
TPS76833QPWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76833	Samples
TPS76833QPWPRG4	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76833	Samples
TPS76850QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76850	Samples
TPS76850QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76850	Samples

![Texas Instruments logo]

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS76850QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	76850	Samples
TPS76850QPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76850	Samples
TPS76850QPWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PT76850	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

OTHER QUALIFIED VERSIONS OF TPS768 :

● Automotive: TPS768-Q1

NOTE: Qualified Version Definitions:

   ● Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Reel Diameter

Reel Width (W1)

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

| Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS76801QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76801QPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76815QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76815QPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76818QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76818QPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76825QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76825QPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76833QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76833QPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76850QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS76850QPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS76801QDR	SOIC	D	8	2500	367.0	367.0	35.0
TPS76801QPWPR	HTSSOP	PWP	20	2000	367.0	367.0	38.0
TPS76815QDR	SOIC	D	8	2500	367.0	367.0	38.0
TPS76815QPWPR	HTSSOP	PWP	20	2000	367.0	367.0	38.0
TPS76818QDR	SOIC	D	8	2500	367.0	367.0	38.0
TPS76818QPWPR	HTSSOP	PWP	20	2000	367.0	367.0	38.0
TPS76825QDR	SOIC	D	8	2500	367.0	367.0	38.0
TPS76825QPWPR	HTSSOP	PWP	20	2000	367.0	367.0	38.0
TPS76833QDR	SOIC	D	8	2500	367.0	367.0	38.0
TPS76833QPWPR	HTSSOP	PWP	20	2000	367.0	367.0	38.0
TPS76850QDR	SOIC	D	8	2500	367.0	367.0	38.0
TPS76850QPWPR	HTSSOP	PWP	20	2000	367.0	367.0	38.0

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

0.197 (5,00)
0.189 (4,80)
/C\

8   5

0.244 (6,20)
0.228 (5,80)

0.157 (4,00) /D\
0.150 (3,80)

Pin 1
Index Area

1   4

0.050 (1,27)   0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

△ 0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)

0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−3/M   06/11

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
     /C\ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
         not exceed 0.006 (0,15) each side.
     /D\ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E. Reference JEDEC MS−012 variation AA.

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

6x1,27

5,40

Stencil Openings
(Note D)

8x0,55

8x1,50

6x1,27

5,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

1,55

0,07

All Around

Example
Solder Mask Opening
(See Note E)

4211283−2/E 08/12

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

PWP (R−PDSO−G20)   PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL PAD

SIZE AND SHAPE
SHOWN ON
SEPARATE SHEET

0,65

0,30
0,19

⊕ 0,10 Ⓜ

20   11

1   10

$\frac{4,50}{4,30}$ $\frac{6,60}{6,20}$

$\frac{6,60}{6,40}$

0,15 NOM

Seating Plane

Gauge Plane

0°−8°

0,25

$\frac{0,75}{0,50}$

1,20 MAX

$\frac{0,15}{0,05}$

Seating Plane

◁ 0,10

4073225−4/I 05/11

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
        D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
            Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
            recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
        E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
   E. Falls within JEDEC MO−153

PWP (R−PDSO−G20)   PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

20 ⋯ 11

Exposed Thermal Pad

$\frac{2,40}{1,60}$

1 ⋯ 10

$\frac{3,38}{2,57}$

Top View

Exposed Thermal Pad Dimensions

4206332−13/AO 01/16

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

TEXAS INSTRUMENTS
www.ti.com

PWP (R-PDSO-G20) PowerPAD™ PLASTIC SMALL OUTLINE

Example Board Layout
Via pattern and copper pad size
may vary depending on layout constraints

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).
Reference table below for other
solder stencil thicknesses

Increasing copper area will
enhance thermal performance
(See Note D)

15x⌀0,3

12x1,3   18x0,65

20x0,25

1,55

5,6

10x1,3   2,4 3,4

5,6   (See Note E) Y   2,4

X

3,38

Solder Mask
Over Copper

Example Solder Mask
Defined Pad
(See Note C, D)

18x0,65

3,38

6,5

Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note F)

0,3

1,6

0,07
All Around

Pad Geometry

Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	3.6	2.6
0.127mm	3.38	2.4
0.152mm	3.1	2.3
0.178mm	3.0	2.1

4207609-6/W 09/15

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets
for specific thermal information, via requirements, and recommended board layout. These documents are available at
www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric
metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

Texas
Instruments
www.ti.com

PWP (R−PDSO−G20)   PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Top View

Exposed Thermal Pad Dimensions

4206332−21/AO 01/16

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

Texas Instruments
www.ti.com