



## 60V N-Channel MOSFET

**Pb** Lead Free Package and Finish


### Applications:

- Power Supply
- DC-DC Converters

$V_{DSS}$	$R_{DS(ON)}(MAX)$	$I_D^a$
60V	8mΩ	110A

### Features:

- Lead Free
- Low  $R_{DS(ON)}$  to Minimize Conductive Loss
- Low Gate Charge for Fast Switching Application
- Optimized  $B_{VDSS}$  Capability



### Ordering Information

Part Number	Package	Brand
PTP08N06N	TO-220	

### Absolute Maximum Ratings

$T_c=25^{\circ}C$  unless otherwise specified

Symbol	Parameter	Value	Unit
$V_{DSS}$	Drain-to-Source Voltage	60	V
$I_D^a$	Continuous Drain Current	110	A
$I_{DM}$	Pulsed Drain Current @ $V_G=10V$	439	
$P_D$	Power Dissipation	156	W
	Derating Factor above $25^{\circ}C$	1.04	W/ $^{\circ}C$
$V_{GS}$	Gate-to-Source Voltage	+/-20	V
$E_{AS}$	Single Pulse Avalanche Energy ( $L=1mH$ )	800	mJ
$I_{AS}$	Pulsed Avalanche Energy	Figure 9	A
$T_J$ and $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to 175	$^{\circ}C$

### Thermal Resistance

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$R_{\theta JC}$	Junction-to-Case			0.96	$^{\circ}C/W$	Water cooled heatsink, $P_D$ adjusted for a peak junction Temperature of $175^{\circ}C$

### Note:

a: Calculated continuous current based upon maximum allowable junction temperature  $+175^{\circ}C$ . Package limitation current is 80A.

**OFF Characteristics** $T_J=25^{\circ}\text{C}$  unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$B_{VDSS}$	Drain-to-Source Breakdown Voltage	60			V	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$
$I_{DSS}$	Drain-to-Source Leakage Current			1	uA	$V_{DS}=48\text{V}, V_{GS}=0\text{V}$
				100		$V_{DS}=48\text{V}, V_{GS}=0\text{V}, T_J=125^{\circ}\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage			100	nA	$V_{GS}=+20\text{V}$
	Gate-to-Source Reverse Leakage			100		$V_{GS}=-20\text{V}$

**ON Characteristics** $T_J=25^{\circ}\text{C}$  unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$R_{DS(ON)}$	Static Drain-to-Source On-Resistance		6.5	8	m $\Omega$	$V_{GS}=10\text{V}, I_D=24\text{A}$
$V_{GS(TH)}$	Gate Threshold Voltage.	2		4	V	$V_{GS}=V_{DS}, I_D=250\mu\text{A}$

**Dynamic Characteristics**

Essentially independent of operating temperature

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$C_{iss}$	Input Capacitance		3396		pF	$V_{GS}=0\text{V}, V_{DS}=55\text{V}, f=1.0\text{MHz}$
$C_{oss}$	Output Capacitance		435			
$C_{rss}$	Reverse Transfer Capacitance		151			
$Q_g$	Total Gate Charge		51		nC	$V_{DD}=30\text{V}, I_D=55\text{A}, V_{GS}=10\text{V}$
$Q_{gs}$	Gate-to-Source Charge		22			
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		15			
$T_d(on)$	Turn-in Delay Time		14		nS	$V_{DD}=30\text{V}, I_D=55\text{A}, V_G=10\text{V}, R_G=2.5\Omega$
$T_r$	Rise Time		44			
$T_d(off)$	Turn-off Delay Time		31			
$T_f$	Fall Time		12			

**Source-Drain Diode Characteristics**  $T_J=25^{\circ}\text{C}$  unless otherwise specified

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$V_{SD}$	Diode Forward Voltage			1.2	V	$I_S=24\text{A}, V_{GS}=0\text{V}$
$T_{rr}$	Reverse Recovery Time			78.5	nS	$I_S=38\text{A}, di/dt=100\text{A}/\mu\text{s}$
$Q_{rr}$	Reverse Recovery Charge			112.0	nC	



### Typical Characteristics

Figure 1. Maximum Power Dissipation V.S Case Temperature




Figure 2. Maximum Continuous Drain Current V.S Case Temperature




Figure 3. Typical Output Characteristics




Figure 4. Breakdown Voltage V.S Junction Temperature




Figure 5. Threshold Voltage V.S Junction Temperature





Figure 6. Drain-to-Source Resistance V.S Junction Temperature





## Typical Characteristics

Figure 7. Typical Gate Charge vs. Gate-to-Source Voltage




Figure 8. Typical Capacitance vs. Drain-to-Source Voltage




Figure 9. Unclamped Inductive Switching Capability





Figure 10. Source-Drain Diode Forward Voltage



TEST CIRCUITS AND WAVEFORMS




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



TEST CIRCUITS AND WAVEFORMS (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3.1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



---

## Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warranties for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

The device is electrostatic sensitive. Proper electrostatic discharge (ESD) protection shall be implemented to avoid damaging the device.

---

## Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

1. Life support devices or systems are devices or systems which:
    - a. are intended for surgical implant into the human body,
    - b. support or sustain life,
    - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
  2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
-