$I_D$ 

8 A

D



### **N-Channel MOSFET**



 $V_{DSS}$ 

650 V

### (PG) Lead Free Package and Finish

### **Applications:**

- Adaptor
- Charger
- SMPS Power Supply
- LCD Panel Power

	_		
_	<u>^</u>	Пr	OC:
	Cal	wii	CO.

- RoHS Compliant
- Low ON Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve

# TO-220F

R<sub>DS(ON)</sub> (Typ.)

 $0.85\Omega$ 

**Packages** Not to Scale

### **Ordering Information**

PART NUMBER	PACKAGE	BRAND
PTP08N65	TO-220	ĭ
PTA08N65	TO-220F	ĭ

# Absolute Maximum Ratings T<sub>C</sub>=25 °C unless otherwise specified

Symbol	Parameter	PTP08N65	PTA08N65	Units	
V <sub>DSS</sub>	Drain-to-Source Voltage (NOTE *1)	6	50	V	
I <sub>D</sub>	Continuous Drain Current	8.0	8.0*		
I <sub>D</sub> @ 100°C	Continuous Drain Current	Fig	ure 3	Α	
I <sub>DM</sub>	Pulsed Drain Current, V <sub>GS</sub> @ 10V (NOTE *2)	Fig	ure 6		
D	Power Dissipation	120	42	W	
$P_{D}$	Derating Factor above 25 °C	0.96	0.34	W/°C	
V <sub>GS</sub>	Gate-to-Source Voltage	±	30	V	
E <sub>AS</sub>	Single Pulse Avalanche Engergy L=10 mH	4	mJ		
I <sub>AS</sub>	Pulsed Avalanche Rating	Fig	Figure 8		
dv/dt	Peak Diode Recovery dv/dt (NOTE *3)	Ę	V/ns		
T <sub>L</sub> T <sub>PKG</sub>	Maximum Temperature for Soldering Leads at 0.063 in (1.6 mm) from Case for 10 seconds Package Body for 10 seconds	1	.00 .60	°C	
$T_J$ and $T_STG$	Operating Junction and Storage Temperature Range	-55 1	to 150		

<sup>\*</sup> Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

### Thermal Resistance

Symbol	Parameter	PTP08N65	PTA08N65	Units	Test Conditions
$R_{\theta JC}$	Junction-to-Case	1.04	2.98	°C/W	Drain lead soldered to water cooled heatsink, P <sub>D</sub> adjusted for a peak junction temperature of +150 °C.
$R_{\theta JA}$	Junction-to-Ambient	62	100	C/VV	1 cubic foot chamber, free air.

# OFF Characteristics TJ=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	650			V	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA
$\Delta BV_{DSS}/\Delta  T_{J}$	BreakdownVoltage Temperature Coefficient, Figure 11.		0.50		V/°C	Reference to 25 °C, I <sub>D</sub> =250μA
I	Drain-to-Source Leakage Current			1.0	. μΑ	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V
I <sub>DSS</sub>	Drain to course Leakage Carrent			250	μ	V <sub>DS</sub> =520V, V <sub>GS</sub> =0V T <sub>J</sub> =125°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	n 1	V <sub>GS</sub> =+30V
	Gate-to-Source Reverse Leakage			-100	nA -	V <sub>GS</sub> = -30 V

# ON Characteristics T<sub>J</sub>=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R <sub>DS(ON)</sub>	Static Drain-to-Source On-Resistance Figure 9 and 10.		0.85	1.3	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =4.0A (NOTE *4)
V <sub>GS(TH)</sub>	Gate Threshold Voltage, Figure 12.	2.0		4.0	V	$V_{DS}=V_{GS}$ , $I_{D}=250 \mu A$
gfs	Forward Transconductance		10		S	V <sub>DS</sub> =20V, I <sub>D</sub> =8A (NOTE *4)

### **Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C <sub>iss</sub>	Input Capacitance		1240			V <sub>GS</sub> =0V
C <sub>oss</sub>	Output Capacitance		110		pF	V <sub>DS</sub> =25V
C <sub>rss</sub>	Reverse Transfer Capacitance		14		ρι	f=1.0MHz Figure 14
Qg	Total Gate Charge		28			V <sub>DD</sub> =325V
Q <sub>gs</sub>	Gate-to-Source Charge		5.6		nC	I <sub>D=8A</sub> , Vgs=10V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge		11.2			Figure 15

# 

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t <sub>d(ON)</sub>	Turn-on Delay Time		13			V <sub>DD</sub> =325V
t <sub>rise</sub>	Rise Time		15		ns	I <sub>D</sub> =8A
t <sub>d(OFF)</sub>	Turn-Off Delay Time		40			V <sub>GS</sub> =10V
t <sub>fall</sub>	Fall Time		22			$R_G=9.1\Omega$

# Source-Drain Diode Characteristics T<sub>C</sub>=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)			8	Α	Integral pn-diode
I <sub>SM</sub>	Maximum Pulsed Current (Body Diode)			32	Α	in MOSFET
$V_{SD}$	Diode Forward Voltage			1.5	V	I <sub>S</sub> =8A, V <sub>GS</sub> =0V
t <sub>rr</sub>	Reverse Recovery Time		555		ns	V <sub>GS</sub> =0V,VDD=60V
Q <sub>rr</sub>	Reverse Recovery Charge		3.4		uC	I <sub>F</sub> =8A, di/dt=100 A/μs

### Notes:

<sup>\*1.</sup>  $T_J = +25$  °C to +150 °C.

<sup>\*2.</sup> Repetitive rating; pulse width limited by maximum junction temperature.

<sup>\*3.</sup>  $I_{SD}$ = 8 A, di/dt  $\leq$  100 A/ $\mu$ s,  $V_{DD}$   $\leq$  BV $_{DSS}$ ,  $T_{J}$ =+150 °C.

<sup>\*4.</sup> Pulse width  $\leq$  380 µs; duty cycle  $\leq$  2%.

# **Typical Characteristics**




Figure 2. Maximum Power Dissipation vs Case Temperature




Figure 4. Typical Output Characteristics




Figure 3. Maximum Continuous Drain Current vs Case Temperature




Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current




Figure 6. Maximum Peak Current Capability




Figure 7. Typical Transfer Characteristics




Figure 8. Unclamped Inductive Switching Capability




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current




Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature




Figure 11. Typical Breakdown Voltage vs Junction Temperature




Figure 12. Typical Threshold Voltage vs Junction Temperature





Figure 13. Maximum Forward Bias Safe Operating Area



V<sub>DS</sub>, Drain-to-Source Voltage (V)

Figure 14. Typical Capacitance vs Drain-to-Source Voltage




Figure 15. Typical Gate Charge





Figure 16. Typical Body Diode Transfer Characteristics



 $V_{SD}$ , Source-to-Drain Voltage (V)

### **TEST CIRCUITS AND WAVEFORMS**




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms

### TEST CIRCUITS AND WAVEFORMS (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3 . 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms

### **Disclaimers:**

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

The device is electrostatic sensitive. Proper electrostatic discharge (ESD) protection shall be implemented to avoid damaging the device.

### Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

### As used herein:

- 1. Life support devices or systems are devices or systems which:
  - a. are intended for surgical implant into the human body,
  - b. support or sustain life,
  - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.