

*1. Overview*

### **Doc version: HME-HRDSE04, Sept. 2018**

For more information about HR Family, please go to [www.hercules-micro.com](http://www.hercules-micro.com/)

## **Some of the device information comes from CME.**

## **1. Overview**

## **Introduction and Architecture**

HME-HR family FPGA has a very low power feature that make they are fit for mobile fields.

The architecture of this family consists of 4 fundamental programmable functional blocks which are the PLBs, IOBs, EMB and PLLs, see the figure below.



<span id="page-0-0"></span>*Figure 1 HME-HR FAMILY FPGA Architecture*

**©Copyright 2018 Hercules Microelectronics Co., Ltd. All rights reserved.**

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, Hercules Microelectronics, Inc. reserves the right to discontinue or make changes, without prior notice, to any products herein to improve reliability, function, or design.



As shown in figure above:

- Programmable Logic Blocks (PLBs) contain RAM-based Look-Up Tables (LUT-4) to implement logic and storage elements that can be used as flip-flops. PLBs can be programmed to perform a wide variety of logical functions as well as to store data.
- $\Box$  Embedded Memory Block provides data storage in the form of 4.5K bit dual-port blocks.
- Phase (PLL) blocks provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase shifting clock signals.
- Input/output Blocks (IOBs) control the flow of data between the I/O pins and the internal logic of the device. Each IOB supports bidirectional data flow plus 3-state operation.

## **Feature**

### **SRAM-based FPGA Fabric**

- Up to 3072 4-input Look-up Tables, 2048 DFF-based registers
- Performance up to 200MHz

#### **Embedded RAM Block Memory**

- 16 4.5Kbit programmable dual-port DPRAM memory EMB5K blocks

#### **Clock Network**

- 8 de-skew global clocks
- 2 PLLs support frequency multiplication. frequency division, phase-shifting, deskew
- 8 external input clocks

## □ Multi-voltage, multi-standard, multi**banks I/O**

- 3.3V to 1.5V single-ended LVCMOS/ LVTTL standards
- LVDS25/ sub-LVDS IO standard
- SDR/DDR mode for general and LVDS I/O
- Up to 800 Mbps data transfer rate per differential I/O
- Programmable driving strength
- Schmitt trigger inputs, to 200 mV typical hysteresis

#### **Low power Features**

- **Ultra Low Power Devices**
- Advanced 40 nm low power process
- As low as 32 µW standby power
- Programmable low swing differential I/Os
- Dynamic clock switch and gating in system to reduce dynamic power

## **Configuration**

- JTAG Mode
- AS Mode
- PS Mode

#### **Security**

- 128b ASE for configuration
- 256b Ffuse



# **Feature Summary and Package Information**





*This part introduces the HR family with its PLB, EMB, Input/Output I/O, PLL, OSC, and CMB.*

## **2. FPGA**

The HME-HR FAMILY FPGA consists of up to 3072 LUTs, 16 EMB 4.5K blocks and 2 PLLs. This chapter describes the element blocks.

## **Programmable Logic Block (PLB)**

The Programmable Logic Block (PLB) is the fabric basic logic tile that is composed of Logic Engine (LE) and Xbar. The PLB is the basic tile of the Fabric. Their organization is shown as in figure below. One LE contains four interconnected Logic Parcels (LP). The LE constitutes the main logic resource for implementing synchronous as well as combinatorial circuits.

The Xbar switches and passes the signals between the tile elements.



#### *Figure 2 PLB Schematic Diagram*

The PLBs are arranged in a regular array of rows and columns as shown in figure above.

The HME development software designates the location of a PLB according to its C and R coordinates, starting in the bottom left corner, as shown in figure above. The letter 'C' followed by a number identifies columns of PLBs, incrementing from the left side of the die to the right. The letter 'R' followed by a number identifies the position of each PLB in the CLB row, incrementing from the bottom of the die.

## **Logic Parcel (LP)**

LP is the basic programmable logic element. The LP has the following elements to provide logic, arithmetic functions as shown in figure below.

- **Three 4-input LUT function generators**
- **Two registers**
- **Carry, cascade and arithmetic logic**

#### **©Copyright 2018 Hercules Microelectronics Co., Ltd. All rights reserved.**

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, Hercules Microelectronics, Inc. reserves the right to discontinue or make changes, without prior notice, to any products herein to improve reliability, function, or design.





*Figure 3 LP Schematic Diagram*

## **(1) Look-Up Table (LUT)**

The Look-Up Table or LUT is a RAM-based function generator and is the main resource for implementing logic functions. Each of the three LUTs in a LP has four logic inputs (f0-f3) and a single output (d). Any four-variable Boolean logic operation can be implemented in one LUT. Functions with more inputs can be implemented by cascading LUTs that are in one LP or adjacent LPs.

## **(2) Register**

The register is a programmable D-type flip-flop, which can also be configured as a T-latch. There is a multiplexer on the D input select of the registers. The multiplexer selects either a LUT combinatorial output, adder output or the bypass signal byp[x].

## **(3) Carry, Cascade and Arithmetic Logic**

The carry chain, together with various dedicated arithmetic logic gates, support fast and efficient implementations of math operations such as adders, counters, comparators, multipliers, wide logic gates, and related functions. The carry logic is automatically used for most arithmetic functions in a design. The gates and multiplexers of the carry and arithmetic logic can also be used for some general-purpose logic, including simple wide Boolean functions (e.g. wide AND and OR functions).

The carry input from LUT4C of the neighboring LP below enters the LUT4C and the LUT4C generates



the carry out which can be cascaded to the neighboring LUT4C above.

## **Logic Engine (LE)**

The LE contains 4 LPs, fast carry, and Register Control circuitry. The LEs can implement flexible carry function with fast carry logic to speed up multi-byte adders.

### **Interconnect**

In all the HME-HR family devices, tiles include Xbar that is interconnect, also called routing resources, and Logic Engine (LE) or special function block (EMB or DSP). The Xbar passes signals among the various functional tiles of the HME-HR family devices. There are four kinds of interconnect: Octal lines, Triple lines, Single lines, and Diagonal lines.

Octal lines span the die both horizontally and vertically and connect to Xbars four and eight tiles away (see figure below).

Triple lines connect horizontally and vertically to Xbars one, two and three tiles away (see figure below).



*Figure 4 Octal and Triple Lines*

Single and Diagonal lines directly connect routing signals to neighboring tiles: vertically, horizontally and diagonally.



*Figure 5 Single and Diagonal Lines*



# **Embedded Memory Block (EMB)**

HME-HR family device supports embedded memory block (EMB), which is organized as one column of EMB4.5K. EMB4.5K module is a true dual-port memory that permits independent access to the common EMB block. Each port has its own dedicated set of data, control, and clock lines for synchronous read and write operations. EMB provides the following features shown below:

- **4.5Kbits**
- $\Box$  Mixed clock mode
- **A, B data width configured independently**
- **Support WRITE\_FIRST (write through), READ\_FIRST and NO\_CHANGE modes**
- **Bypass or Output registered option**
- **Parity bit**

The EMB blocks support a parity bit for each byte. The parity bit, along with ECC macro, can implement parity checking or error correction (SECDED) to ensure data integrity. Parity-sized data words can be used to store user-specified control bits.

## **Initialization file to pre-load memory content in RAM and ROM modes**

The format of initialization file is either .hex or .dat (a hexadecimal number on each line, the number of lines depends on depth of EMB). Initialization files initialize EMB memory during configuration.

## **Three Memory Modes available**

EMB can be configured into the following modes:

- emb tdp : True Dual Port
- emb sdp : Simple Dual Port
- emb\_sp : Single Port

## **EMB Operation Mode**

## **(1) EMB True Dual-port**

EMB supports any combination of dual-port operation: two read ports, two write ports, or one read and one write at different clock frequencies. The figure below shows true dual-port memory configuration.



## *Figure 6 True Dual-port Memory Mode*





### *Table 1 Port Descriptions of True Dual-port Memory Mode*





## **(2) EMB Simple Dual-port**

EMB also supports simple dual-port memory mode: one read port while one write port. The figure below shows simple dual-port memory configuration.



*Figure 7 Simple Dual-port Memory Mode*



#### *Table 3 EMB4.5K Simple Dual-port Configurations*



## **(3) EMB Single-port**

EMB also supports single-port memory mode shown as figure below.



*Figure 8 Single-port Memory Mode*

## *Table 4 Pin Description of Single-port Memory Mode*



## *Table 5 EMB4.5K Single-port Configuration*



## **EMB Operations**

Writing data to and accessing data from the block RAM are synchronous operations that take place independently on each of the two ports.

When the we and ce signals enable the active edge of CLK, data at the d input bus is written to the block RAM location addressed by the addr lines.



There are a number of different conditions under which data can be accessed at the q outputs which are No Change, Write First and Read First operations.

Choosing a third attribute called NO\_CHANGE puts the q outputs in a latched state when asserting we. Under this condition, the q outputs will retain the data driven just before we was asserted. NO\_CHANGE timing is shown in the portion of Figure 9 during which WE is High.



## *Figure 9 EMB No\_Change Operation Waveforms*

Choosing the Write\_First attribute, data is written to the addressed memory location on an enabled active CLK edge and is also passed to the q outputs. Write First timing is shown in the portion of Figure 10 during which WE is High.



## *Figure 10 EMB Write\_First Operation Waveforms*

Choosing the Read\_First attribute data already stored in the addressed location pass to the q outputs



before that location is overwritten with new data from the d inputs on an enabled active CLK edge. Read\_First timing is shown in the portion of Figure 11 during which WE is High.



*Figure 11 EMB Read\_First Operation Waveforms*

## **Input/Output (I/O)**

The Input/Output Block (IOB) provides a programmable, bidirectional interface between the I/O pin and the FPGA's internal logic.

All I/O pins are organized into 5 banks which include the general I/O banks, LVDS I/O banks, and configuration I/O banks. Each bank has several common VDDIO\_X output supply-voltage pins, which also powers certain input buffers.

The I/O provides the following features:

- **3.3V to 1.8V single-ended I/O standards and protocols for general I/O banks**
- **3.3V to 1.5V single-ended I/O standards and protocols for LVDS I/O bank**
- **Up to 800 Mbps data transfer rate per differential I/O**
- **DDR/SDR mode for general and LVDS IO**
- **Pull-up, Pull-down and bus keeper**
- **Schmitt trigger input**







## LVDS IO Data Path









in1 rxd

1 0

CFG\_OUT\_SEL1[1:0]

~usermode

txd  $\Big|_C^B$ S C

ANA

 $10 \frac{\text{p}}{\text{p}}$ 

f\_out1

∢

CFG\_OEN\_SEL1[1:0]

1  $0<sup>1</sup>$ 











## **Pull-Up/Down/Keeper Resistors**

The optional pull-up and pull-down resistors are intended to establish logic High or Low at unused I/Os. The pull-up resistor optionally connects each IOB pad to VDDIO\_X and the pull-down resistor optionally connects each IOB pad to GND. The resistors are about 50K~100KΩ. Each I/O has an optional keeper circuit that retains the last logic level on a line after all drivers have been turned off. This is useful to keep bus lines from floating when all connected drivers are in a high-impedance state. These resistors are designated with the "pull up", "pull down" and "bus keeper" attributes in Fuxi. aoc file.

#### **Drive Strength**

The LVTTL, LVCMOS standards support several drive strength levels.

These programmable current strength settings are a valuable tool in helping decrease the effects of simultaneously switching outputs (SSO) and reducing system noise. The supported settings ensure that the device driver meets the specifications for IOH and IOL of the corresponding I/O standard.

## **Schmitt Trigger Input**

Each HR I/O pin has a schmitt trigger input that is capable of transforming a slowly changing input signal into a sharply defined, jitter-free output signal.

### **ESD Protection**

The Electro-Static Discharge (ESD) protection circuitry protects all device pads against damage from ESD as well as excessive voltage transients.

The VIN absolute maximum rating in [Table](#page-32-0) 20 (see page 34) specifies the voltage range that the I/Os can tolerate.

## **The Organization of IOBs into Banks**

The IOBs are allocated among 5 banks as shown in [Figure 1](#page-0-0) (see page 1). For all packages, each bank has its independent VDDIO X lines. For example, the VDDIO X Bank 1 lines are separate from the VDDIO X lines going to all other banks.

## **The I/Os during Power-On, Configuration, and User Mode**

With no power applied to the FPGA, all I/Os are in a high-impedance state. The VDD CORE and VDDIO\_X supplies may be applied in any order. Before power-on can finish, VDD\_CORE and VDDIO X must have reached their respective minimum recommended operating levels. At this time, all I/O drivers will also be in a high-impedance state.

At this point, the configuration data is loaded into the FPGA. The I/O drivers remain in a highimpedance state throughout configuration. The signal is released during Start-Up, marking the end of configuration and the beginning of the design operation in the user mode. At this point, those I/Os to which signals have been assigned will go active, while all unused I/Os will remain in a high-impedance state.

## **Phase-Locked Loop (PLL)**

HR devices have two phase-locked loops (PLLs) that provide robust clock management and synthesis for device clock controllers, external system clock management, and I/O interfaces.

The left dedicated pin CLK0~CLK3, XIN and OSC (internal configuration oscillator) and FPGA logic feed



the left PLL's reference clock input. The right dedicated pin CLK0~CLK3, XIN and OSC (internal configuration oscillator) and FPGA logic feed the right PLL's reference clock input. The external feedback fbclkin must come from the dedicated pin CLK0~CLK3 or internal clkout0 if the PLL used as external feedback mode.

#### **Features**

- **Input frequency: 5~133MHz**
- **PFD input frequency: 5 ~ 133MHz**
- **Output frequency: 16 ~ 400MHz**
- **VCO operating range: 533 ~ 1066MHz**
- **Fixed VCO quadrant phase shift: 0°, 45°, 90°, 135°, 180°, 225°, 270°, 315°**
- **Output clock duty-cycle: 45-55%**
- **Power current consumption: Analog< 6mA,digital <1mA**
- **Total typical power down current: 200nA**
- **PLL outputs: CO0, CO1, CO2, CO3**
- **Lock detector and lock output**
- **De-skew mode**
- **D** Dynamic reconfiguration

### **Block Diagram**



#### *Figure 14 PLL Diagram*

## **PLL primitive**

#### *Table 6 Port Descriptions of PLL*







## **Description**

This PLL is a general purpose, high-performance PLL-based clock generator. It is designed to operate with low jitter and low power consumption.

For wide output frequency range, four VCO operating ranges are provided setting by 2bits. This PLL has programmable output frequency, which ranges from 10MHz to 1250MHz configured using a 8-bit input divider (DIVN), a 8-bit feedback divider(DIVM), a 3-bit post-VCO divider (DIVMP), a 1-bit feedback-VCO divider (DIVFB) and four 8-bit output dividers (DIVCx). Around 50% duty cycle of output clocks can be achieved by enabling the output divider. It can also be used as a clock buffer through a bypass mode. A full power-down mode is also available.

There are two types operation modes: frequency synthesize and deskew modes.

## **Frequency synthesize Mode**

The PLL's frequency synthesize mode block diagram is shown below.



#### *Figure 15 PLL Frequency synthesize Mode*

The output clock frequency Fcon is programmable through the divider setting of DIVN[7:0], DIVM[7:0], DIVMP[2:0],DIVFB and DIVCx[7:0].

$$
F\cos = Fin \cdot \frac{Nfb \cdot Nm}{Nmp \cdot Nn \cdot N\cos} \quad (\text{x=0,1,2,3})
$$



$$
Fvco = Fin \cdot \frac{Nfb \cdot Nm}{Nn}
$$

Input divider value Nn=DIVN[7:0]+1

Feedback divider value Nm=DIVM[7:0]+1

Feedback-VCO divider value Nfb=DIVFB+1

Output divider value Ncox=DIVCx[7:0]+1

Frequency synthesize mode provides better jitter performance because clock feedback into the PFD does not pass through as much circuitry.

## **Deskew Mode**

The PLL's frequency deskew mode block diagram is shown below.



## *Figure 16 Deskew Mode*

The PLL feedback path source is a global or regional clock network, minimizing clock delay to registers for that clock type and specific PLL output.

The output clock frequency Fcox is:

$$
Fcox = Fin \cdot \frac{Nm \cdot Nco0}{Nn \cdot Ncox} \quad (x=0,1,2,3)
$$

$$
Fvco = Fin \cdot \frac{Nm \cdot Nmp \cdot Nco0}{Nco}
$$

$$
Fvco = Fin \cdot \frac{Nm \cdot Nmp \cdot Nco0}{Nn}
$$

The PLL support up to three different deskew modes. Each mode allows clock multiplication and division, phase shifting.

## **Source-Synchronous Mode**

If the data and clock arrive at the same time at the input pins, the phase relationship between the data and clock remains the same at the data and clock ports of any I/O element input register.

Source-synchronous mode compensates for delay of the clock network used, including any difference in the delay between the following two paths:



**Clock input pin to the PLL phase-frequency detector input**

Phase relationship between data and cock in Source-Synchronous Mode



*Figure 17 PLL Source-Synchronous Mode Waveform*

### **Normal Mode**

An internal clock in normal mode is phase-aligned to the input clock pin. The external clock output pin has a phase delay relative to the clock input pin if connected in this mode.

In normal mode, the PLL fully compensates the delay introduced by the clock network.

Phase Relationship clock pin Data and Clock in Normal Mode



#### *Figure 18 PLL Normal Mode Waveform*

## **Zero Delay Buffer (ZDB) Mode**

In zero delay buffer (ZDB) mode, the external clock pin is phase-aligned with the clock input pin for zero delay through the device.

When using this mode, use the same I/O standard on the input clock and output clocks to guarantee clock alignment at the input and output pins.

Phase Relationship between Data and Clock in Zero Delay Buffer (ZDB) Mode







## **Advance Mode**

There are two Phase control circuit which are used to adjust the PLL out0 CO0 and LVDS clock pad to PLL feedback CFBCK paths delay. The phase control circuit is shown below. There are total 32 DLY cells in the phase control block, and one DLY cell can delay the clock 1, 2 or 3 MUX delay step. So the actual delay is delay step \* fp\_co0\_phase. The delay scale is from min delay (1 MUX delay \* 1 DLY cell + fixed delay) to max delay (3 MUX delay \* 32 DLY cell + fixed delay).



## *Figure 20 Phase Control Circuit*

Using the PLL advance mode, user can generate the clock precisely to meet the different applications.

## **Bypass Mode**

Fin is buffered directly to Cox, bypassing the PLL without power-down the internal loop of PLL.

## **Power-down Mode**

The entire PLL cell is powered down internally, and Cox is set to 0. A Tlock time (pull-in and lock time) is required for the PLL to when switching from Power-down Mode to Normal Mode (Frequency synthesize Mode or Deskew Mode).

## **Output clock delay implementation**

Output clock delay is used to implement a robust solution for clock delays. It is implemented with a combination of the VCO multi-phase outputs and the counter starting time. The VCO multi-phase outputs and counter starting time are the most accurate methods of inserting delays, because they are purely based on counter settings, which are independent of process, voltage, and temperature.

Output clock delay is consisted of fine tune and coarse tune. Fine tune using VCO multi-phase taps, and coarse tune using counter starting time.



Because the VCO is four-stage differential structure, so it has 8-phases output clock (CKvco), which frequency is Fvco. VCO-post divider divide the signal of CKvco by DIVMP[2:0] and generate 8-bit output clock of CKmp. The minimum delay time that you can insert using this method is:

$$
Td\_fine = T_{mp}/8 = 1/(8*Fmp)= Nmp/(8*Fvco)
$$

in which Fvco is the VCO frequency.

Coarse tune is implemented by delaying the start of the counters for a predetermined number of counter clocks. Ncox is the count value set for the counter delay time for channel x. The minimum delay time that you can insert using this method is:

Td coarse=  $T_{\text{mo}}^*$ Ncox=Ncox/Fmp=(Ncox\*Nmp)/Fvco (Ncox is from 0 to 255)

So totally delay for each channel is: Tdx=Tdx\_fine+Tdx\_coarse.

Following Figure shows an example:

Assume DIVMP[2:0]=010, we have Fmp=Fvco/4

Assume:





## *Figure 21 PLL Output Phase Waveform*

## **PLL Reconfiguration**

HME-HR PLLs can reconfigure input divider value, feedback divider, feedback-VCO divider and output divider settings perform frequency synthesis to change the PLL output clock in real time.

The ability to reconfigure the PLL in real time is useful in applications that operate at multiple frequencies. It is also useful in prototyping environments, allowing you to sweep PLL output frequencies dynamically. For example, a system generating test patterns is required to generate and transmit patterns at 75 or 150 MHz, depending on the requirements of the device under test. Reconfiguring the PLL components



in real time allows you to switch between two such output frequencies within a few microseconds. This approach eliminates the need to regenerate a configuration file with the new PLL settings.

The primitive CFG\_DYN\_SWITCH h is used to implement the clock dynamic switching in system.

## *Table 7 PLL Reconfiguration Port*



## *Table 8 PLL reconfiguration bit definition*







Use the following procedure to reconfigure the PLL dividers:

- 1). Make fp cf enable active to high, the first bit of scandata(Dn).
- 2). Shif the serial data(fp cf shiftin) at the rising edge follow from the the [61] bit, the second is fp\_cf\_clk is shifted into the scan chain on the second rising edge of scanclk.
- 3). After all 234 bits (Top/Bottom PLLs) or 180 bits (Left/Right PLLs) have been scanned into the scan chain, the scanclkenasignal is de-asserted to prevent inadvertent shifting of bits in the scan chain.
- 4). The configupdatesignal is asserted for one scanclkcycle to update the PLL counters with the contents of the scan chain.
- 5). The scandonesignal goes high indicating the PLL is being reconfigured. A falling edge indicates the PLL counters have been updated with new settings.
- 6). Reset the PLL using the aresetsignal if you make any changes to the M, N,or post-scale C counters or the Icp, R, or C settings.
- 7). Steps 1 through 5 can be repeated to reconfigure the PLL any number of times.



*Figure 22 PLL Reconfiguration Waveform*

## **Oscillator (OSC)**

HR has a on chip oscillator which can be used for configuration and user design.

## **Features**

- **Operation power: 1.1V core power, 2.5V or 3.3V IO power**
- **16 frequency levels for user select, range : 2.39MHz~131.4MHz**
- **Frequency accuracy (for PVT):** ±**20%**
- **Duty cycle: 50%**±**5%**
- **Power-down mode**
- **Standby mode**





*Figure 23 OSC Diagram*

## **Description**

A user-programmable internal oscillator is included on chip. The oscillator output can be routed as a clock to the clock tree or as a reference clock to the system clock PLL using general routing resources. The oscillator frequency ranges from 2.39 MHz to 131.4 MHz for 3.3V IO power supply.

The on-chip oscillator has two power saving features. Power down mode will turn off all the device. Standby mode will turn on the io device and turn off the most core device, it can reduce the stable time in this way.

	<b>Control bit</b>				<b>Oscillator frequencies (MHz)</b>	
No.	<b>ISEL[1]</b>	<b>ISEL[0]</b>	DIV[1]	DIV[0]	For 3.3V io power	For 2.5V io power
	$\Omega$	0	1	1	2.39	2.30
$\overline{2}$	$\mathbf{0}$	0	1	$\mathbf 0$	4.78	4.60
3	$\mathbf 0$	1	1	1	6.76	6.52
$\overline{4}$	$\mathbf{0}$	0	$\mathbf 0$	$\mathbf 1$	9.55	9.20
5	1	$\mathbf 0$	$\mathbf{1}$	1	10.81	10.43
6	$\mathbf 0$	1	1	0	13.52	13.03
$\overline{7}$	1	1	1	1	16.43	15.88
8	$\Omega$	0	$\mathbf 0$	$\mathbf 0$	19.10 (default)	18.39 (default)
9	1	$\mathbf 0$	1	0	21.62	20.86
10	$\mathbf{0}$	1	$\mathbf 0$	1	27.04	26.06
11	1	1	$\mathbf{1}$	$\mathbf 0$	32.85	31.75
12 <sup>2</sup>	1	$\mathbf 0$	$\mathbf 0$	1	43.24	41.72
13	$\mathbf{0}$	1	$\mathbf 0$	$\mathbf 0$	54.08	52.13
14	1	1	$\mathbf 0$	1	65.70	63.50
15	1	0	$\mathbf 0$	0	86.49	83.45

*Table 9 Oscillator frequencies list and setting*



## **Clock Management Block**

Each HME-HR FPGA has four Clock Management Blocks (CMBs), each consisting of one PLL, one DLL and one Clock Switcher. The CMB's clock inputs can from Each CMB can generate four global clocks, 4 CMBs generate 16 global clock(GCLK[15:0]) low-capacitances, low-skew interconnect global clock lines for PLBs, IOBs, EMBs, DSPs, SRAM, AHB bus, peripherals and ARM core. These clock lines well-suited to carrying high-frequency signals throughout the FPGA, minimizing clock skew and improving performance, and should be used for all clock signals and also can be used for high-fanout signals.

## **Global Clock Diagram**

The PLL's clock input sources are listed below:

- **Dedicated clock pin(clk[3:0]): There are two groups clk[3:0] which are hard connected the four CMBs.**
- $\Box$  XTAL: external crystal input
- **FP signals**
- **Other CMB's global clock output**

The DLL's clock input sources are listed below:

- **Dedicated clock pin(clk[3:0]): There are two groups clk[3:0] which are hard connected the four CMBs.**
- **PLL's output**
- **FP signals**
- **Other CMB's global clock output**

Each CMB outputs 4 global clocks to global clock tree from clk[3:0], PLL and DLL outputs and FP signals, so there are total 16 global clocks .

Clocks from the clock generators are distributed to the GBUFs in a skew-balanced tree. LBUFs are the last stage in the clock tree. They directly drive the flipflops. LBUFs provide local, precise clock gating.

*FPGA*





*Figure 24 Clock Diagram*

## **GBUF**

The GBUF that is generated by the Wizard allows a clock or general signal to enter the Global Clock Network directly.

## *Table 10 GBUF port definition*



HR is designed with two gated global clocks that can be easily controlled by using GBUF GATE.

*Table 11 GBUF\_GATE port definition*

<b>Port Name</b>	<b>Type</b>	<b>Description</b>
clk	Input	Clock input
en	Input	Clock enable, high active
clk out	Output	<b>GBUF clock output</b>



## **LBUF**

The LBUF that is generated by the Wizard allows a clock or general signal to enter the local clock network directly.

## *Table 12 LBUF port definition*



## **Clock Switch**

One CMB has four deglitch CFG\_DYN\_SWITCH multiplexers. Each of the four CFG\_DYN\_SWITCH multiplexer generates a gclk clock. The CFG DYN SWITCH multiplexer not only can be used as a static clock path but also can provide seamless clock dynamic switchover between two clock sources in system, for both startup sequencing and entering and exiting low-power operating modes.

The primitive CFG\_DYN\_SWITCH h is used to implement the clock dynamic switching in system.

### *Table 13 CFG\_DYN\_SWITCH Port Definition*



#### *Table 14 Parameter Descriptions of CFG\_DYN\_SWITCH*



#### *Table 15 Clock Routability Table*



For each of the four GCLK, the CFG\_DYN\_SWITCH input in0 and in1 only can be fed as the table. The PLL and LVDS IO clock phase delay out to the input0 and input1 must come from the same clock generator.



*This part lists the Configuration and Debug data for users to quickly search.*

## **3. Configuration and Debug**

HME-HR devices are configured by loading application-specific configuration data (the Bitstream) into internal memory. HME devices must be configured each time when they are powered-up because their configuration memory are volatile.

## **Configuration Modes and Pins**

The bitstream is loaded into the device through special configuration pins. These configuration pins serve as the interface for a number of different configuration modes:

There are 3 configuration modes: JTAG, AS and PS mode which are defined by two dedicated JM\_B and SS pins. The two pins values are latched for mode selection when the devices are power on or reset. The configuration modes are described in table below.

## *Table 16 Configuration Mode*



*Table 17 Configuration Pins*



#### **©Copyright 2018 Hercules Microelectronics Co., Ltd. All rights reserved.**

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, Hercules Microelectronics, Inc. reserves the right to discontinue or make changes, without prior notice, to any products herein to improve reliability, function, or design.





## **Configuration Process**

The whole configuration process includes these procedure:

- **Power Up**
- **Reset**
- **Initialization**
- **Configuration**
- **User Mode**

If the device is powered up from the power-down state, VDD CORE, VDDIO 33 (for the I/O banks in which the configuration and JTAG pins reside) must be powered up to the appropriate level for the device to exit from POR.

After power up, HR devices go through POR. During POR, the device resets, holds CFGDONE low, and tri-states all user I/O pins. When the device exits POR, all user I/O pins continue to tri-state. While nCONFIGis low, the device is in reset. When nCONFIG goes high, the device enters the initialization step. In HR devices, the initialization clock source is the internal oscillator. The device provides itself with enough clock cycles for proper initialization to clear the configuration memory.

When the initialization is finished, the device is ready to receive configuration data and the configuration



stage starts. The total configuration clock number is about 693146. After the configuration data is accepted and CFGDONE goes high, HR and enter user mode.

The POR circuit has the following features:

- **Power up/down monitor, trigger point:** 
	- VDD\_CORE: 0. 8V
	- VDDIO\_33: 1.86V
- **The rising time range of VDD\_CORE and VDDIO\_X is from 200ns to 1s**



*Figure 25 POR waveform*

**Caution: VDD\_CORE** must reach the trigger point voltage before the VDDIO\_33.

## **Configuration Scheme**

#### **AS Mode**

HME download cable can operate the SPI Flash by the JTAG indirectly.

The following figure describes the AS configuration scheme using JTAG indirectly.





## *Figure 26 AS Configuration using JTAG*

#### **PS Mode**

In the PS mode, HME-HR family works as slave device, receive configuration data from external master controller passively. SPI Master can't read configuration data from HME-HR family, so the PS master or HME cable can't operate the HR's embedded Efuse which must be programmed by JTAG.







## **JTAG Mode**

There are two JTAG devices inside HME-HR family for fabric debugging and configuration.



JTAG interface can access and debug configuration and program HR's embedded Efuse.

The figure below describes HME-HR family in JTAG configuration.



*Figure 28 JTAG Configuration*

## **eFUSE**

HME-HR has one 256 bit eFUSE which is a One Time Program electrically programmable fuses memory. The eFuse can store the 128 bit AES key for bitstream decryption and other setting data for user.

Using Fuxi tool E-Fuse Burner can program the eFUSE via HME download cable.

The eFUSE can support program, compare operations, to see the HME-

HR\_Configuraiton\_User\_Guide\_EN for detail description.

## **eFUSE field description**

#### *Table 18 eFUSE field*







## *Table 19 Efuse Primitive efuse\_idx16 Description*



## **AES Security**

Advanced Encryption Standard (AES) is a specification for the encryption of electronic data. The AES algorithm is adopted to encrypt the configuration bitstream using a 128-bit key. The HME-HR family will decrypt the encrypted bitstream using the 128-bit key which is stored in Efuse. The configuration will success if the two 128-bit keys are matching, otherwise the configuration will fail and the device can't work.

The encryption and decryption process is shown in figure below.



*Figure 29 Encryption and Decryption Process*



This part lists the DC & Switching Characteristics for users to quickly search

## **4. DC & Switching Characteristics**

All parameter limits are representative of worst-case supply voltage and junction temperature conditions. **The following applies unless otherwise noted: AC and DC characteristics are specified using the same numbers for both commercial and industrial grades.** All parameters representing voltages are measured with respect to GND.

## **DC Electrical Characteristics**

## **Absolute Maximum Ratings**

Stresses beyond those listed under

[Table](#page-32-1) 20: Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions is not implied. Exposure to absolute maximum conditions for extended periods of time adversely affects device reliability.

<span id="page-32-1"></span>

#### <span id="page-32-0"></span>*Table 20 Absolute Maximum Ratings*

**©Copyright 2018 Hercules Microelectronics Co., Ltd. All rights reserved.**

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, Hercules Microelectronics, Inc. reserves the right to discontinue or make changes, without prior notice, to any products herein to improve reliability, function, or design.



## **Power Supply Specifications**

### *Table 21 Supply Voltage Thresholds for Power-On Reset*



## *Table 22 Supply Voltage Ramp Rate*



## **General Recommended Operating Conditions**

### *Table 23 Recommended Basic Operating Conditions*



## **General DC Characteristics for I/O Pins**

### *Table 24 I/O Pin Leakage Current*



### *Table 25 Single-ended I/O Pin Driving Strength*



## Note: All IOs support single-ended IO standards, such as LVCMOS. Measured between<br>
4.0% and 0.0% VPDIO X **10% and 90% VDDIO\_X.**

#### *Table 26 Single-ended I/O Pull-Up and Pull-Down Resistor*



## **I/O Standard Specifications**

#### *Table 27 Single-ended I/O Standard Input DC Specifications*



*Table 28 Single-ended I/O Standard Output DC Specifications*



## *DC & Switching Characteristics*



### *Table 29 Differential I/O Standard Input DC Specifications*



### *Table 30 Differential I/O Standard Output DC Specifications*



## **Switching Characteristics**

Timing parameters and their representative values are selected for inclusion below either because they are important as general design requirements or they indicate fundamental device performance characteristics.

## **Clock Performance**

#### *Table 31 Global Clock Performance*



## **PLL Specifications**

#### *Table 32 PLL Specifications*





## *DC & Switching Characteristics*



Note \*1: The value of VCO post divider MP is 1,2,4,8 and 16

Note \*2: test under VCO = 1066MHz, 4 channel output=66MHz

## **OSC Specifications**

### *Table 33 OSC Specifications*



## **I/O Timing**

### *Table 34 Single-Ended I/O Performance*



#### **Table 35 Differential IO target working frequency**







## **LP Timing**

#### *Table 36 LP Timing*



### **PLB Performance**

### *Table 37 PLB Performance*



## **EMB Performance**

*Table 38 EMB Performance*



# *DC & Switching Characteristics*



## **Configuration Spec**

## *Table 39 Configuration spec*





*This part lists the Pins and Package information for users to quickly search*

## **5. Pins and Package**

## **Pins Definitions and Rules**

#### *Table 40 Pins Definitions and Rules*



#### **©Copyright 2018 Hercules Microelectronics Co., Ltd. All rights reserved.**

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, Hercules Microelectronics, Inc. reserves the right to discontinue or make changes, without prior notice, to any products herein to improve reliability, function, or design.

## *Pins & Package*





- **must be power on before the VDDQ.**
- **3) For HR01/02 QFN32 package device, the pins of power supply and GND are**



**compatible with HR03 device, but the definition of other pins can be according to pinlist file.**

- **4) The compatibility design of HR01/02 and HR03 QFN32 package device can refer to the file of "HR\_FPGA\_Application\_Note.pdf".**
- **5) For HR02PN3Q32 device: pin IO00\_SDO\_2 and FLS\_DO, IO03\_SS\_2 and FLS\_CSB must be connected together on pcb board.**



## **Package Information**

## **36-Ball WLCS Package**



BOTTOM VIEW ØeeeMC  $\Phi$ Øddd@CAB øb(n X) A1 CORNER 6 5 3 b ⊕ A  $\overline{0.2}$  $\overline{B}$  $\mathbf{C}$ 画 高 क़ D Γę ⊕ E ⊕ ⊕ ⊕  $\overline{F}$  $\overline{-B}$  $[0.2]$ -leD  $\overline{D1}$ 卪  $\boxed{-A}$  $\boxed{\bigtriangleup}$  aaa(4X) $\boxed{C}$ 



Dimensions in Millimeters

#### **©Copyright 2018 Hercules Microelectronics Co., Ltd. All rights reserved.**

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, Hercules Microelectronics, Inc. reserves the right to discontinue or make changes, without prior notice, to any products herein to improve reliability, function, or design.



## **QFN32 Package(5mmx5mm)**





|c

"B" DETAIL  $\ddot{\cdot}$ 







#### Dimensions in Millimeters





## **QFN32 Package (4mmx4mm)**











Dimensions in Millimeters















Dimensions in Millimeters

A B C D E F G H J K L M N P R T

ŏ Č

ŏ

č

Č č

0000000000

**1.000**

**0.260**

**192 16/16**

**fff N MD/ME**





7.ALL UNITS ARE IN MILLIMETER;

8.THE DERECTION OF VIEW  $\bigoplus$ 



## **TQFP100 Thin Quad Flat-Pack Package**





- TO BE DETERMINED AT SEATING PLANE  $\boxdot$ DIMENSION D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSION  $\mathbb{A}$
- INCLUDING MOLD MISMATCH.  $\sqrt{2}$ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION
- DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THEFOOT.  $\sqrt{3}$
- EXACT SHAPE OF EACH CORNER IS OPTIONAL. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD  $\mathbb{A}$
- BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.  $\mathbb{Z}$
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE  $\sqrt{6}$
- CONTROLLING DIMENSION : MILLIMETER.<br>TO THE LOWEST POINT OF THE PACKAGE BODY.  $\mathbb{A}$
- REFERENCE DOCUMENT : JEDEC MS–026 , BFB  $\sqrt{8}$
- **ccc 0.08 b**  $\hat{\mathbb{A}}$  **SPECIAL CHARACTERISTICS C CLASS**: ccc  $\mathscr{A}$

#### Dimensions in Millimeters



#### Package Size X:2055um





**BOTTOM VIEW** 

 $\Diamond$  Ball







*This appendix describes the ordering information about HR family. You may go to the Selection Guide for the details.*

## **Ordering Information**

All part numbers have the following conventions:

#### *Table 41 Part number conventions*



#### **PRODUCT FAMILY:**

HR

#### **Device Type**

**P** FPGA

#### **LUT DENSITY:**

- **01: 768 LUTs**
- 02: 1536 LUTs
- **03: 3072 LUTs**

#### **FLASH:**

- N0: NO FLASH
- **N3: 4Mbit FLASH**

#### Package Type: <type><#>

- Q Quad Flat No-Lead Package (QFN)
- W Wafer Level Chip Scale (WLCSP)
- U Ultra Chip Scale BGA (ucBGA) 0.4mm
- C Chip Scale BGA (csBGA) 0.5mm
- T Thin Quad Flat Pack (TQFP)

#### **Temperature Range**

- C Commercial (TJ =  $0^{\circ}$  to 85 $^{\circ}$ C)  $\blacksquare$
- $\blacksquare$ I Industrial (TJ = -40℃to +100℃)

#### **Speed Grade**

# Speed (7 for speed 7, 6 for speed 6, …)

#### **©Copyright 2018 Hercules Microelectronics Co., Ltd. All rights reserved.**

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, Hercules Microelectronics, Inc. reserves the right to discontinue or make changes, without prior notice, to any products herein to improve reliability, function, or design.



## **Example: HME-HR01PN0Q32C7**





# **Revision History**

The table below shows the revision history for this document.



#### **©Copyright 2018 Hercules Microelectronics Co., Ltd. All rights reserved.**

The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, Hercules Microelectronics, Inc. reserves the right to discontinue or make changes, without prior notice, to any products herein to improve reliability, function, or design.