











#### TL7702B, TL7705B, TL7733B

SLVS037N - SEPTEMBER 1989-REVISED SEPTEMBER 2016

# TL7702B, TL7733B, and TL7705B Supply-Voltage Supervisors

#### **Features**

- Power-On Reset Generator
- Automatic Reset Generation After Voltage Drop
- RESET Output Defined From V<sub>CC</sub> ≥ 1 V
- Precision Voltage Sensor
- Temperature-Compensated Voltage Reference
- True and Complement Reset Outputs
- Externally Adjustable Pulse Duration

## **Applications**

- Digital Signal Processors (DSPs)
- Microcontrollers (MCUs)
- FPGAs, ASICs
- Notebooks and Desktop computers
- Set-Top Boxes
- Industrial Control Systems

## 3 Description

TL7702B. TL7705B, and TL7733B integrated-circuit supply-voltage supervisors designed for use as reset controllers in microcomputer and microprocessor supply-voltage systems. The supervisor monitors the supply for undervoltage conditions at the SENSE input. When undervoltage condition occurs during operation, outputs RESET and RESET go active.


The TL7702BC, TL7705BC, and TL7733BC are characterized for operation from 0°C to 70°C. The TL7705BI, TL7702BI, and TL7733BI characterized for operation from -40°C to 85°C. The TL7705BQ is characterized for operation from -40°C to 125°C.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TL77xxBD	SOIC (8)	4.90 mm × 3.91 mm
TL77xxBP	PDIP (8)	9.81 mm × 6.35 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Functional Block Diagram**



Copyright © 2016, Texas Instruments Incorporated



## **Table of Contents**

1	Features 1	8.3 Feature Description
2	Applications 1	8.4 Device Functional Modes 10
3	Description 1	9 Application and Implementation 1
4	Revision History2	9.1 Application Information 1
5	Pin Configuration and Functions	9.2 Typical Application 1
6	Specifications4	10 Power Supply Recommendations 13
•	6.1 Absolute Maximum Ratings	11 Layout 14
	6.2 ESD Ratings	11.1 Layout Guidelines14
	6.3 Recommended Operating Conditions	11.2 Layout Example14
	6.4 Thermal Information	12 Device and Documentation Support 15
	6.5 Electrical Characteristics: TL77xxBC, TL77xxBI, and	12.1 Related Links 15
	TL7705BQ5	12.2 Receiving Notification of Documentation Updates 1
	6.6 Switching Characteristics: TL77xxBC, TL77xxBI, and	12.3 Community Resources
	TL7705BQ	12.4 Trademarks1
	6.7 Typical Characteristics	12.5 Electrostatic Discharge Caution 15
7	Parameter Measurement Information 7	12.6 Glossary15
8	Detailed Description9	13 Mechanical, Packaging, and Orderable
	8.1 Overview 9	Information 1
	8.2 Functional Block Diagram9	

## 4 Revision History


## Changes from Revision M (May 2003) to Revision N

Page

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
•	Deleted Ordering Information table; see POA at the end of the data sheet
•	Deleted Lead temperature row
•	Changed R <sub>B,IA</sub> for D (SOIC) from 97 to 109.2 and for P (PDIP) from 85 to 51.4



## 5 Pin Configuration and Functions



**Pin Functions** 

PIN		1/0	DESCRIPTION							
NAME	NO.	1/0	DESCRIPTION							
СТ	3	0	Timing capacitor input. The timing capacitor determines the time delay that the reset outputs remain active after the voltage at the SENSE input exceeds the positive-going threshold value.							
GND	4	_	Ground							
REF	1	0	Reference voltage. See <i>Electrical Characteristics: TL77xxBC, TL77xxBI, and TL7705BQ</i> for reference voltage output and specification.							
RESET	6	0	Active high reset. See Figure 1 for RESET function and timing.							
RESET	5	0	Active low reset. See Figure 1 for RESET function and timing.							
RESIN	2	I	Reset input. When the Reset Input is low, the RESET output goes low and the RESET goes high. When the Reset Input is high, the RESET and RESET outputs are allowed to trigger based on the SENSE voltage.							
SENSE	7	I	Sense input. Voltage input to be supervised. See Figure 1 for SENSE function and timing.							
VCC	8	_	Supply voltage. See <i>Recommended Operating Conditions</i> for recommended voltage input range.							

Copyright © 1989–2016, Texas Instruments Incorporated



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

				MIN	MAX	UNIT
Supply voltage (2), V <sub>CC</sub>					20	V
Innut voltage V	R	ESIN		-0.3	20	V
Input voltage, V <sub>I</sub>	S	ENSE		-0.3	20	V
High-level output current, I <sub>OH</sub> (RES	gh-level output current, I <sub>OH</sub> (RESET)					mA
Low-level output current, I <sub>OL</sub> (RESET)					30	mA
Operating virtual junction temperatu	ure, T <sub>J</sub>				150	°C
Storage temperature, T <sub>stg</sub>				-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground terminal.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Flootroototic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		3.6	18	V
V <sub>IH</sub>	High-level input voltage	RESIN	2	18	V
V <sub>IL</sub>	Low-level input voltage	RESIN	0	0.8	V
VI	Input voltage	SENSE	0	18	V
I <sub>OH</sub>	High-level output current	RESET		-20	mA
I <sub>OL</sub>	Low-level output current	RESET		20	mA
		TL77xxBC	0	70	
$T_A$	Operating free-air temperature	TL77xxBI	-40	85	°C
		TL7705BQ	-40	125	

#### 6.4 Thermal Information

		TL77xxB			
	THERMAL METRIC <sup>(1)(2)</sup>	D (SOIC)	P (PDIP)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	109.2	51.4	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56	40.6	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	49.9	28.6	°C/W	
ΨЈТ	Junction-to-top characterization parameter	11.4	17.7	°C/W	
ΨЈВ	Junction-to-board characterization parameter	49.4	28.5	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Documentation Feedback

Copyright © 1989–2016, Texas Instruments Incorporated

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> Maximum power dissipation is a function of  $T_{J(max)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_{J(max)} - T_A) / R_{\theta JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.



## 6.5 Electrical Characteristics: TL77xxBC, TL77xxBI, and TL7705BQ

over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETE	ER .	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output volta	ge, RESET	I <sub>OH</sub> = -16 mA	V <sub>CC</sub> – 1.5			V
V <sub>OL</sub>	Low-level output voltage	ge, RESET	I <sub>OL</sub> = 16 mA			0.4	V
V <sub>REF</sub>	Reference voltage, RE	F	I <sub>ref</sub> = -500 μA, T <sub>A</sub> = 25°C	2.48	2.53	2.58	V
		TL7702B		2.505	2.53	2.555	
		TL7705B	T <sub>A</sub> = 25°C	4.5	4.55	4.6	
$V_{IT-}$	Negative-going input	TL7733B		3.03	3.08	3.13	V
	threshold voltage at SENSE input	TL7702B		2.48	2.53	2.58	V
		TL7705B $T_A = \text{full range}^{(2)}$	4.45	4.55	5 4.65		
		TL7733B		3	3.08	3.16	
	Hysteresis, SENSE (V <sub>IT+</sub> – V <sub>IT-</sub> )	TL7702B			10		
$V_{HYS}$				30		mV	
		TL7733B			10		
V <sub>RES</sub>	Power-up reset voltage	e <sup>(3)</sup>	I <sub>OL</sub> at RESET = 2 mA, T <sub>A</sub> = 25°C			1	V
	In a set a series of	RESIN	$V_I = 0.4 \text{ V to } V_{CC}$			-10	
l <sub>l</sub>	Input current	SENSE, TL7702B $V_I = V_{REF}$ to 18 V			-0.1	-2	μΑ
I <sub>OH</sub>	High-level output current, RESET		V <sub>O</sub> = 18 V, see Figure 8			50	μA
l <sub>OL</sub>	Low-level output curre	nt, RESET	V <sub>O</sub> = 0 V, see Figure 7			-50	μΑ
	0		V <sub>SENSE</sub> = 15 V, RESIN ≥ 2 V		1.8	3	
I <sub>CC</sub>	Supply current		V <sub>CC</sub> = 18 V, T <sub>A</sub> = full range <sup>(2)</sup>			3.5	μΑ

- All electrical characteristics are measured with 0.1- $\mu$ F capacitors connected at REF, CT, and VCC to GND. Full range is 0°C to 70°C for the C-suffix devices, –40°C to 85°C for the I-suffix devices, and –40°C to 125°C for the Q-suffix device.
- This is the lowest voltage at which RESET becomes active.

### 6.6 Switching Characteristics: TL77xxBC, TL77xxBI, and TL7705BQ

V<sub>CC</sub> = 5 V, C<sub>T</sub> open, T<sub>A</sub> = 25°C, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time from low- level to high-level output	RESIN	RESET	See Figure 1, Figure 2, Figure 7		270	500	ns
t <sub>PHL</sub>	Propagation delay time from high-level to low-level output	RESIN	RESET	See Figure 1, Figure 2, Figure 8		270	500	ns
		RESIN Se	See Figure 9,		150		no	
t <sub>w</sub>	Effective pulse duration	SENSE		Figure 10		100		ns
	Rise time		RESET	See Figure 7,			75	no
۱r	Rise time		RESET	Figure 8, Figure 1		75	150	ns
	Fall time		RESET	See Figure 7,		150	200	20
t <sub>f</sub>	raii iiiile		RESET	Figure 8, Figure 1			50	ns

Product Folder Links: TL7702B TL7705B TL7733B






Figure 1. Timing Diagram






Figure 2.  $\,V_{\text{IT}}$  and  $\,V_{\text{RES}}$  Timing Diagram



### 6.7 Typical Characteristics



#### 7 Parameter Measurement Information



RESET OUTPUT CONFIGURATION


Copyright © 2016, Texas Instruments Incorporated

- (1) For  $I_{OL}$  and  $I_{OH}$ ,  $R_L$  = 10 k $\Omega$ . For all switching characteristics,  $R_L$  = 511  $\Omega$ .
- (2) This figure includes jig and probe capacitance.

Figure 7. RESET Output Configuration



## **Parameter Measurement Information (continued)**



RESET OUTPUT CONFIGURATION

Copyright © 2016, Texas Instruments Incorporated

- (1) For I $_{OL}$  and I $_{OH}$ , R $_{L}$  = 10 k $\Omega$ . For all switching characteristics, R $_{L}$  = 511  $\Omega$ .
- (2) This figure includes jig and probe capacitance.

Figure 8. RESET Output Configuration




Figure 9. Input Pulse Definition RESIN




Figure 10. Input Pulse Definition SENSE



## 8 Detailed Description


#### 8.1 Overview

The TL7702B, TL7705B, and TL7733B are integrated-circuit supply-voltage supervisors designed for use as reset controllers in microcomputer and microprocessor systems. The supply-voltage supervisor monitors the supply for undervoltage conditions at the SENSE input. During power up, the RESET output becomes active (low) when  $V_{CC}$  attains a value approaching 1 V. As  $V_{CC}$  approaches 3 V (assuming that SENSE is above  $V_{T+}$ ), the delay-timer function activates a time delay, after which outputs RESET and RESET go inactive (high and low, respectively). When an undervoltage condition occurs during normal operation, outputs RESET and RESET go active. To ensure that a complete reset occurs, the reset outputs remain active for a time delay after the voltage at the SENSE input exceeds the positive-going threshold value. The time delay is determined by the value of the external capacitor  $C_T$ :  $t_d \approx 2.6 \times 10^4 \times C_T$ , where  $C_T$  is in farads (F) and  $t_d$  is in seconds (s).

An external capacitor (typically 0.1  $\mu$ F) must be connected to REF to reduce the influence of fast transients in the supply voltage.

## 8.2 Functional Block Diagram

The functional block diagram is shown for illustrative purposes only; the actual circuit includes a trimming network to adjust the reference voltage and sense-comparator trip point.



Copyright © 2016, Texas Instruments Incorporated



#### 8.3 Feature Description

### 8.3.1 Wide Supply-Voltage Range

The TL77xxB family operates using a wide supply voltage from 3.6 V to 18 V.

#### 8.3.2 Adjustable Pulse Duration

The CT pin enables the ability to set a user-defined time delay in order to ensure that the fault condition is recognized. The external capacitor charges based on an internal current source until the voltage at the CT pin exceeds that of the internal reference voltage.

The time delay is determined by the value of the external capacitor  $C_T$ :  $t_d \approx 2.6 \times 10^4 \times C_T$ , where  $C_T$  is in farads (F) and  $t_d$  is in seconds (s).

The current source to charge the timing capacitor varies ±15%. Reference Voltage 2 is approximately 1.8 V and varies approximately ±5%. Once the timing capacitor charges, it discharges to about 0.6 V, not completely to 0 V.

#### 8.4 Device Functional Modes

Figure 11 displays how the RESET and RESET output pins respond to the change in the the SENSE and RESIN input pins. When the RESIN pin is high, the RESET outputs are able to respond to a drop in the supply voltage at the SENSE pin. When the RESIN pin is low, the RESET and RESET pins are set HIGH and LOW respectively.




Figure 11. TL77xxB RESET and RESET Response and Timing

0 Submit Documentation Feedback

Copyright © 1989–2016, Texas Instruments Incorporated



## 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

Figure 12 shows an application where the TL7705B device is being used to sense the voltage supply for a microcontroller that is supplied with 5 V. If the voltage supply drops below the threshold voltage, the RESET pin is pulled LOW, signaling the microcontroller to reset.

## 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 12. Reset Controller Schematic for a Microprocessor

#### 9.2.1 Design Requirements

The external components required include the decoupling capacitor for the REF pin and the timing capacitor for the CT pin. Additionally, because the RESET output is open collector, a pullup resistor is required to ensure the correct HIGH level for the microcontroller RESET pin.

### 9.2.2 Detailed Design Procedure

TI recommends pullup and pulldown resistors of 10 k $\Omega$ .

To achieve a 2.6 ms time delay, use  $C_T = 0.1 \mu F$ .

Both outputs of the TL770xB must be terminated with similar value resistors, even when only one is being used. This prevents unwanted plateauing in either output waveform during switching, which may be interpreted as an undefined state or delay system reset

Copyright © 1989–2016, Texas Instruments Incorporated



## **Typical Application (continued)**

## 9.2.3 Application Curve




Figure 13. TL7705B Threshold Voltage vs Temperature



## 10 Power Supply Recommendations




Figure 14. System Reset Controller With Undervoltage Sensing

When the TL770xB SENSE terminal is used to monitor  $V_{CC}$ , TI recommends a current-limiting resistor in series with  $C_T$ . During normal operation, the timing capacitor is charged by the onboard current source to approximately  $V_{CC}$  or an internal voltage clamp ( $\approx$ 7.1-V Zener), whichever is less. When the circuit then is subjected to an undervoltage condition during which  $V_{CC}$  is rapidly slewed down, the voltage on CT exceeds that on  $V_{CC}$ . This forward biases a secondary path internally, which falsely activates the outputs. A fault is indicated when  $V_{CC}$  drops below  $V_{(CT)}$ , not when  $V_{SENSE}$  falls below  $V_{T-}$ .

Adding the external resistor, R<sub>T</sub>, prevents false triggering. Its value is calculated as follows:

$$(V_{(CT)} - V_{T-}) / R_T$$

where

- V<sub>(CT)</sub> = V<sub>CC</sub> or 7.1 V, whichever is less
- $V_{T-} = 4.55 \text{ V (nom)}$

$$R_T$$
 = value of series resistor required (1)

For 
$$V_{CC} = 5 \text{ V}$$

$$(5 - 4.55) / R_T < 1 \text{ mA}$$
 (2)

Therefore,

$$R_T > 450 \Omega \tag{3}$$

Using a 20%-tolerance resistor,  $R_T$  should be greater than 560  $\Omega$ .

Adding this series resistor changes the duration of the reset pulse by no more than 10%.  $R_T$  extends the discharge of  $C_T$ , but also skews the  $V_{(CT)}$  threshold. These effects tend to cancel one another. The precise percentage change can be derived theoretically, but the equation is complicated by this interaction and is dependent upon the duration of the supply-voltage fault condition.

Both outputs of the TL770xB must be terminated with similar value resistors, even when only one is being used. This prevents unwanted plateauing in either output waveform during switching, which may be interpreted as an undefined state or delay system reset.



## 11 Layout

### 11.1 Layout Guidelines

Figure 15 shows an example layout for the TL7705B device. As the RESET and RESET pins are open collector outputs, place pullup and pulldown resistors on the RESET and RESET pins respectively. A capacitor must be placed on the REF pin to stabilize the reference. This can help to prevent false triggering if noise couples into the reference.

### 11.2 Layout Example




Figure 15. TL7705B Layout Example



## 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TL7702B	Click here	Click here	Click here	Click here	Click here
TL7705B	Click here	Click here	Click here	Click here	Click here
TL7733B	Click here	Click here	Click here	Click here	Click here

## 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

Copyright © 1989-2016, Texas Instruments Incorporated

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.6 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





24-Aug-2018

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL7702BCD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7702BC	Samples
TL7702BCDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7702BC	Samples
TL7702BCDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7702BC	Samples
TL7702BCDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7702BC	Samples
TL7702BCP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL7702BCP	Samples
TL7702BCPE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL7702BCP	Samples
TL7702BID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7702BI	Samples
TL7702BIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7702BI	Samples
TL7702BIP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL7702BIP	Samples
TL7705BCD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	7705BC	Samples
TL7705BCDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	7705BC	Samples
TL7705BCDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	7705BC	Samples
TL7705BCDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	7705BC	Samples
TL7705BCP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL7705BCP	Samples
TL7705BID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	7705BI	Samples
TL7705BIDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	7705BI	Samples
TL7705BIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	7705BI	Samples





www.ti.com

24-Aug-2018

Orderable Device	Status	Package Type	e Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples	
TL7705BIP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL7705BIP	Samples	
TL7705BQD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7705BQ	Samples	
TL7705BQDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		7705BQ	Sample	
TL7705BQDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7705BQ	Sample	
TL7705BQDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		7705BQ	Sample	
TL7733BCD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7733BC	Sample	
TL7733BCDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7733BC	Sample	
TL7733BCDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7733BC	Sample	
TL7733BCDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7733BC	Sample	
TL7733BCDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7733BC	Sample	
TL7733BCP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL7733BCP	Sample	
TL7733BID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7733BI	Sample	
TL7733BIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7733BI	Sample	
TL7733BIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7733BI	Sample	
TL7733BIP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL7733BIP	Sample	

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



## PACKAGE OPTION ADDENDUM

24-Aug-2018

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Mar-2016

## TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL7702BCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL7702BIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL7705BCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL7705BIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL7705BQDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL7705BQDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL7733BCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL7733BIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 17-Mar-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL7702BCDR	SOIC	D	8	2500	340.5	338.1	20.6
TL7702BIDR	SOIC	D	8	2500	340.5	338.1	20.6
TL7705BCDR	SOIC	D	8	2500	340.5	338.1	20.6
TL7705BIDR	SOIC	D	8	2500	340.5	338.1	20.6
TL7705BQDR	SOIC	D	8	2500	367.0	367.0	38.0
TL7705BQDRG4	SOIC	D	8	2500	367.0	367.0	38.0
TL7733BCDR	SOIC	D	8	2500	340.5	338.1	20.6
TL7733BIDR	SOIC	D	8	2500	340.5	338.1	20.6

## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.