

2-Vrms Audio Driver with Adjustable Gain

Features

- Voltage Output at 10kΩ Load
 2 Vrms With 3.3V Supply Voltage
- Ultra Low Distortion SNR>100dB Typical Vn<10µVrms THD+N<0.001% at 2Vrms
- No Pop/Clicks Noise when Power ON/OFF
- No Need for Output DC-Blocking Capacitors
- Optimized Frequency Response between 20Hz–20kHz
- Accepting Differential Input
- Featuring external under voltage mute
- Available in TSSOP-14 Package

Applications

- Set-Top Boxes
- High Definition DVD Players
- Car Entertainment System
- Medical


Descriptions

The DIO2002 is an integrated solution for Set-top box and high definition player, and designed to optimize the audio driver circuit performance while reducing the BOM cost by eliminating the peripheral discrete components for noise reduction. DIO2002 features a 2Vrms stereo audio driver that designed to allow for the removal of output AC-coupling capacitors.

Featuring differential input mode, gain range of ± 1 V/V to ± 10 V/V can be achieved via external gain resistor setting. The DIO2002 is able to offer 2Vrms output with $10k\Omega$ load and 3.3V supply.

Meanwhile, the DIO2002 offers built-in shut-down control circuitry for optimal pop-free performance. Under the under-voltage condition, DIO2002 is able to detect it and mutes the output.

Block Diagram



Ordering Information

Order Part Number	Top Marking		T _A		Package	
DIO2002TP14	DIOVF02	Green/RoHS	-40 to +85°C	TSSOP-14	Tape & Reel, 2500	



Pin Assignment




Figure 1Top View

Pin Descriptions



Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maxim rating conditions for extended periods may affect device reliability.

Parameter		Rating	Unit	
Supply Voltage			-0.3 to 4	V
Input Voltage			$V_{\text{SS}}\text{-}0.3$ to $V_{\text{DD}}\text{+}0.3$	V
Minimum load impedance			>600	Ω
Mute to GND			-0.3 to V _{DD} +0.3	V
Storage Temperature Range			-65 to 150	°C
Junction Temperature			150	°C
TSSOP-14, Θ_{JA}			115	°C/W
TSSOP-14, Θ_{JC}			50	°C/W
LIDM FOR JEODOO AAAA	Output Pins		8	14/
HBM ESD, JESD22-A114	Others		5	kV
CDM ESD, JESD22-C101E			1	kV

Recommend Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended Operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not Recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	ymbol Parameter		Тур.	Max.	Unit
V_{DD}	Supply Voltage	3.0	3.3	3.6	V
V _{IH}	Mute High level Input Voltage	1.25			V
V _{IL}	Mute Low level Input Voltage			0.45	V
T _A	Operating Temperature Range	-40		85	°C



Electrical Characteristics

Typical value: $T_A = 25$ °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Vos	Output Offset Voltage	V _{DD} =3.3V, Input grounded, Unity gain		0.3		mV
PSRR	Power supply rejection ratio	V _{DD} =3.3V		90		dB
V _{OH}	High level output voltage	V_{DD} =3.3V, R_L =10k Ω	3.17			V
V _{OL}	Low level output voltage	V_{DD} =3.3V, R_L =10k Ω			-3.1	V
I _{IH}	Mute High level input current	V _{DD} =3.3V, Mute=V _{DD}			1	μΑ
I _{IL}	Mute Low level input current	V _{DD} =3.3V, Mute=0V			1	μΑ
I _{DD}	Supply current	V _{DD} =3.3V, Mute= V _{DD} , No load		12		0
		Mute mode, V _{DD} =3.3V		0.8		mA

Operating Characteristics


Typical value: V_{DD} =3.3V, R_{I} =10k Ω , C_{PUMP} = C_{PVSS} =1 μ F, R_{IN} =15k Ω , R_{fb} =30k Ω , T_{A} =25°C, unless otherwise specified.


	Parameter Parameter	Conditions	Min.			Unit
Symbol	Parameter	Conditions	IVIIII.	Тур.	Max.	Unit
Vo	Output Voltage	THD+N=1%, V _{DD} =3.3V, f=1kHz	2.0	2.3		V_{RMS}
THD+N	Total harmonic distortion + noise	V _O =2V _{RMS} , f=1kHz		0.0005		%
Attenuation @mute	Input-to-output attenuation when muted		-70	-90		dB
X _{TALK}	Channel crosstalk	V _O =2V _{RMS}		-105		dB
SNR	Signal noise ratio	Vo= 2Vrms, BW=22kHz, A-weighted,	90	105		dB
DNR	Dynamic range	A-weighted		105		dB
C _L	Maximum capacitive load			220		pF
V _N	Noise output voltage	A-weighted		10		μV_{RMS}
G _{BW}	Unity gain bandwidth			7.2		MHz
A _{VO}	Open loop voltage gain			165		dB
V _{UVP}	External under-voltage detection		1.08	1.11	1.14	V
I _{Hys}	External under-voltage detection hysteresis current			6		μА
f _{CP}	Charge pump frequency		210	300	390	kHz





Typical Performance Characteristics


At V_{DD} =3.3V, R_L =10k Ω , C_{PUMP} = C_{PVSS} =1 μ F, R_{IN} =15k Ω , R_{fb} =30k Ω , T_A = +25 $^{\circ}$ C, unless otherwise noted.


















Typical Performance Characteristics (Continue)

At V_{DD} =3.3V, R_L =10k Ω , C_{PUMP} = C_{PVSS} =1 μ F, R_{IN} =15k Ω , R_{fb} =30k Ω , T_A = +25 $^{\circ}$ C, unless otherwise noted.

THD+N Vs. Output Voltage




THD+N Vs. Frequency





Application Circuit



Differential-input, single-ended output, second-order filter R1=15k Ω , R2=30k Ω , R3=47k Ω , C1=33pF, C2=150pF, C3=6.8 μ F R11=2k Ω , R12=1.69k Ω , R13=15k Ω

Important Note:

In some applications, if the power supply noise needs to be filtered, the ferrite bead is recommended in a value of $600\Omega@100MHz$, instead of RC network. RC network normally will lower the power supply resulting in the degraded the audio performance. If the resistor is not chosen properly, which can trigger the internal UVP detection circuit and mute the output. As depicted below:



Application Notes

Gain-SettingResistorsRanges and Input-Blocking Capacitors

The gain-setting resistors, R_{IN} and R_{FB} , must be chosen so that noise, stability, and input capacitor size of the DIO2002 are kept within acceptable limits. Voltage gain is defined as R_{FB} divided by R_{IN} .

Table 1 lists the recommended resistor value for different gain settings. Selecting values that are too low demands a large input ac-coupling capacitor C_{IN} . Selecting values that are too high increases the noise of the amplifier.

The gain-setting resistor must be placed close to the input pins to minimize capacitive loading on these input pins and to ensure maximum stability.

Table 1 Input Capacitor with 2Hz cutoff and Resistor Values Recommended

Input Res.,	Feedback Res.,	Inverting Gain
22 kΩ	22 kΩ	-1 V/V
15 kΩ	30 kΩ	-2 V/V
10 kΩ	100 kΩ	-10 V/V

$$f_{CIN} = \frac{1}{2\pi R_{IN}C_{IN}}$$
, or

$$C_{IN} = \frac{1}{2\pi R_{IN} f_{CIN}}$$

-IN Rea

Equation 1 Cutoff decision Cutoff

Figure 2 Inverting Gain Configuration




Figure 3 Non-Inverting Gain Configuration




Figure 4 Differential Gain Configuration



INPUT-BLOCKING CAPACITORS

DC input-blocking capacitors are required to be added in series with the audio signal into the input pins of the DIO2002. These capacitors block the dc portion of the audio source and allow the DIO2002 inputs to be properly biased to provide maximum performance.

2nd Order Filter Typical Application

Several audio DACs used today require an external low-pass filter to remove out-of-band noise. This is possible with the DIO2002, as it can be used like a standard OPAMP. Several filter topologies can be implemented, both single-ended and differential. In Figure 5, a multi-feedback (MFB) with differential input and single-ended input is shown.

An ac-coupling capacitor to remove dc content from the source is shown; it serves to block any dc content from the source and lowers the dc-gain to 1, helping reducing the output dc-offset to minimum.

The resistor values should have a low value for obtaining low noise, but should also have a high enough value to get a small size ac-coupling capacitor.




Figure 5 Second-Order Active Low-Pass Filter

Charge Pump Flying Capacitor and VSS Capacitor

The charge pump flying capacitor serves to transfer charge during the generation of the negative supply voltage. The VSS capacitor must be at least equal to the charge pump capacitor in order to allow maximum charge transfer. Low-ESR capacitors are an ideal selection, and a value of $1\mu F$ is typical. Capacitor values that are smaller than $1\mu F$ can be used, but the maximum output voltage may be reduced and the device may not operate to specifications.

Decoupling Capacitors

The DIO2002 requires adequate power supply decoupling to ensure that the noise and total harmonic distortion (THD) are low. A good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1µF, placed as close as possible to the device VDD lead works best. Placing this decoupling capacitor close to the DIO2002 is important for the performance of the amplifier. For filtering lower-frequency noise signals, a 10µF or greater



capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

Pop-Free Power-Up

Pop-free power up is ensured by keeping the Mute (shutdown pin) low during power-supply ramp up and ramp down. The Mute pin should be kept low until the input ac-coupling capacitors are fully charged before asserting the Mute pin high to achieve pop-less power up. Figure 6 illustrates the preferred sequence.





Figure 6Power-Up Sequences

External Under-voltage Detection

External under-voltage detection can be used to shut down the DIO2002 before an input device can generate a pop noise. Although the shutdown voltage is 1.11V, customers need to consider the accuracy of system passive components such as resistors and associated temperature variation. Users often select a resistor divider to obtain the power-on and shutdown threshold for the specific application. The typical thresholds can be calculated as follows, respectively for VSUP_MO at 5V and 12V. Usually for best power down noise performance, 12V supply is recommended for UVP circuitry as below. Typically this 12V is the power supply which generates the 5V supply for DIO2002PVDD pins.

Case 1: VSUP MO= 12V (Recommended)





Case 2: VSUP_MO= 5.0V


 V_{UVP} =(1.11V-6 μ A*R13)*(R11+R12)/R12;

 $V_{hysteresis}$ =5 μ A*R13*(R11+R12)/R12;

With the condition R13>>R11//R12.

For example, if R11=5.6k, R12=2.2k and R13=47k,

Then V_{UVP}=2.936V; V_{hysteresis}=0.833V



Here, V_{UVP} is the shut down threshold. In this case, the voltage at UVP pin 11 is greater than 1.368V under worst case of VSUP_MO ripples.

Capacitive Load

The DIO2002 has the ability to drive a high capacitive load up to 220pF directly. Higher capacitive loads can be accepted by adding a series resistor of 47Ω or larger.

For further assistance, please contact DIOO worldwide sales office to seek technical support. You can find DIOO sales office information at www.dioo.com.



CONTACT US

Dioo is a professional design and sales corporation for high-quality and performance analog semiconductors. The company focuses on industry markets, such as, cell phone, handheld products, laptop, and medical equipment and so on. Dioo's product families include analog signal processing and amplifying, LED drivers and charger IC. Go to http://www.dioo.com for a complete list of Dioo product families.

For additional product information, or full datasheet, please contact with our Sales Department or Representatives.