

Application Note: SY8233


High Efficiency Fast Response, 3A, 23V Input Synchronous Step Down Regulator Preliminary Specification

General Description

SY8233 develops a high efficiency synchronous step-down DC-DC converter capable of delivering 3A output current. SY8233 operates over a wide input voltage range from 4.5V to 23V and integrates main switch and synchronous switch with very low $R_{\rm DS(ON)}$ to minimize the conduction loss.

SY8233 adopts the instant PWM architecture to achieve fast transient responses for high step down applications and high efficiency at light loads. In addition, it operates at pseudo-constant frequency of 500kHz under continuous conduction mode to minimize the size of inductor and capacitor.

Ordering Information



Temperature Range: -40°C to 85°C

Ordering Number	Package type	Note
SY8233FCC	SO8E	

Features

- Low $R_{DS(ON)}$ for internal switches (top/bottom): 130/90 m Ω
- 4.5-23V input voltage range
- Instant PWM architecture to achieve fast transient responses
- Programmable softstart limits the inrush current
- Pseudo-constant frequency: 500kHz
- 3A output current capability
- 1.5% 0.6V reference
- RoHS Compliant and Halogen Free
- Compact package: SO8E

Applications

- Set Top Box
- Portable TV
- Access Point Router
- DSL Modem
- LCD TV

Typical Applications




Figure 1. Schematic Diagram

Efficiency vs. Load Current





Figure 2. Efficiency Figure



Pinout (top view)



Top Mark: AIVxyz, (Device code: AIV, x=year code, y=week code, z= lot number code)

Pin Name	Pin Number	Pin Description			
BS	2	Boot-Strap Pin. Supply high side gate driver. Decouple this pin to LX pin with			
ВЗ		0.1uF ceramic cap.			
IN	8	Input pin. Decouple this pin to GND pin with at least 1uF ceramic cap			
LX	1	Inductor pin. Connect this pin to the switching node of inductor			
PGND	Exposed paddle	Power Ground pin			
	5	Output Feedback Pin. Connect this pin to the center point of the output resistor			
FB		divider (as shown in Figure 1) to program the output voltage:			
		Vout=0.6*(1+R1/R2)			
SGND	6	Signal Ground pin, should be connected to clean ground plane.			
EN	3	Enable control. Pull high to turn on. Do not float.			
SS	7	Softstart programming pin. Connect a capacitor from this pin to SGND to			
33		program the softstart time. Tss=Css*0.6/6(us)			



Electrical Characteristics

(VIN = 12V, VOUT = 5V, COUT = 22uF, TA = 25°C, IOUT = 1A unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V_{IN}		4.5		23	V
Quiescent Current	I_Q	$I_{OUT}=0, V_{FB}=V_{REF}*105\%$		400		μΑ
Shutdown Current	I_{SHDN}	EN=0		10		μA
Feedback Reference	V_{REF}		0.591	0.6	0.609	V
Voltage						
FB Input Current	I_{FB}	$V_{FB}=V_{IN}$	-50		50	nA
Top FET RON	R _{DS(ON)1}			130		mΩ
Bottom FET RON	R _{DS(ON)2}			90	1	mΩ
Bottom FET Valley	I_{LIM}		3			A
Current Limit						
EN rising threshold	V_{ENH}		1.5			V
EN falling threshold	V_{ENL}				0.4	V
Input UVLO threshold	$V_{\rm UVLO}$		XO		4.5	V
UVLO hysteresis	V_{HYS}			0.4		V
ON Time	T _{ON}	$V_{IN}=12V, V_{OUT}=1.2V, I_{OUT}=1A$		0.5		MHz
Min ON Time				50		ns
Min OFF Time		00		160		ns
Thermal Shutdown	T_{SD}	.01		150		°C
Temperature						
Thermal Shutdown	$T_{SD,HYS}$			15		°C
Hysteresis						


Note 1: Stresses beyond "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2: θ JA is measured in the natural convection at TA = 25°C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Pin 2 of SO8E packages is the case position for θ JC measurement. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: The device is not guaranteed to function outside its operating conditions.




SHERGY Block Diagram







Typical Performance Characteristics









Time (400us/div)

Time (400us/div)

Confidential Prepared

Sileroy

Sile



Operation

SY8233 is a synchronous buck regulator IC that integrates the PWM control, top and bottom switches on the same die to minimize the switching transition loss and conduction loss. With ultra low Rds(on) power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint.


SY8233 provides protection functions such as cycle by cycle current limiting, output short circuit protection and thermal shutdown protection.

Applications Information

Because of the high integration in the SY8233 IC, the application circuit based on this regulator IC is rather simple. Only input capacitor $C_{\rm IN}$, output capacitor $C_{\rm OUT}$, output inductor L and feedback resistors (R_1 and R_2) need to be selected for the targeted applications specifications.

Feedback resistor dividers R₁ and R₂:

Choose R_1 and R_2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R_1 and R_2 . A value of between $10k\Omega$ and $1M\Omega$ is highly recommended for both resistors. If Vout is 3.3V, R_1 =100k is chosen, then using following equation, R_2 can be calculated to be 22.1k:



Input capacitor Civi

The ripple current through input capacitor is calculated as:

$$\boldsymbol{I}_{_{\text{CIN}_\text{RMS}}} = \boldsymbol{I}_{_{\text{OUT}}} \cdot \sqrt{D(1-D)} \cdot$$

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the IN and PGND pins. Care should be taken to minimize the loop area formed by $C_{\rm IN}$, and

IN/PGND pins. In this case, a 10uF low ESR ceramic capacitor is recommended.

Output capacitor Cout:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor greater than 22uF capacitance.

Output inductor L:

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{\text{OUT}}(1 - V_{\text{OUT}}/V_{\text{IN,MAX}})}{F_{\text{SW}} \times I_{\text{OUT,MAX}} \times 40\%}$$

where Fsw is the switching frequency and $I_{\text{OUT},\text{MAX}}$ is the maximum load current.

The SY8233 regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

 The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{\text{SAT, MIN}} > I_{\text{OUT, MAX}} + \frac{V_{\text{OUT}}(1\text{-}V_{\text{OUT}}/V_{\text{IN,MAX}})}{2 \cdot F_{\text{SW}} \cdot L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50m Ω to achieve a good overall efficiency.

External Boostrap Cap

This capacitor provides the gate driver voltage for internal high side MOSEFET. A 100nF low ESR ceramic capacitor connected between BS pin and LX pin is recommended.








Load Transient Considerations:

The SY8233 regulator IC integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a small ceramic cap in parallel with R1 may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.



Soft-Start:

Connect a capacitor across SS pin and SGND to program the softstart time.

Tss=Css*0.6V/6uA


Layout Design:

The layout design of SY8233 regulator is relatively simple. For the best efficiency and minimum noise promblem, we should place the following components close to the IC: C_{IN}, L, R1 and R2.

- 1) It is desirable to maximize the PCB copper area connecting to PGND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.
- 2) C_{IN} must be close to Pins IN and PGND. The loop area formed by C_{IN} and PGND must be minimized.
- 3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.
- 4) The components R₁ and R₂, and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down 1Mohm resistor between the EN and PGND pins to prevent the noise from falsely turning on the regulator at shutdown mode.
- 6)Put the resistance R2 between FB pin and SGND pin, the capacitor C_{SS} between SS pin and SGND pin, ensure that the SGND pin is connected to clean ground.



SO8E Package outline & PCB layout design



Notes: All dimensions are in millimeters.
All dimensions don't include mold flash & metal burr.