


## Features



- Lead free and Green Device Available
- Low R<sub>ds(on)</sub> to Minimize Conductive Loss
- High avalanche Current



V <sub>DSS</sub>	30V
R <sub>ds(on)</sub> V <sub>gs</sub> =10V typ.	4.3mΩ
max.	
R <sub>ds(on)</sub> V <sub>gs</sub> =4.5V typ.	5.4mΩ
max.	
I <sub>D</sub> @ V <sub>gs</sub> =10V (Silicon limited)	86A
I <sub>D</sub> @ V <sub>gs</sub> =10V (Package limited)	50A

## Application

- Load Switch
- SPMS



## Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Symbol	Param	Maximum	Unit
V <sub>DSS</sub>	Drain-to-Source Voltage	30	V
V <sub>GSS</sub>	Gate-to-Source Voltage	±20	V
I <sub>D</sub> V <sub>gs</sub> =10V	T <sub>c</sub> =25°C (Silicon limited)	86	A
	T <sub>c</sub> =100°C (Silicon limited)	61	
	T <sub>c</sub> =25°C (Package limited)	50	
	T <sub>c</sub> =25°C (Silicon limited)	76	
	T <sub>c</sub> =100°C (Silicon limited)	54	
	T <sub>c</sub> =25°C (Package limited)	50	
I <sub>DP</sub>	Pulsed Drain Current T <sub>c</sub> =25°C	-	A
I <sub>AS</sub>	Avalanche Current (L=0.1mH)	23	A
E <sub>AS</sub>	Avalanche Energy (L=0.1mH)	26	mJ
P <sub>D</sub>	Maximum Power Dissipation T <sub>c</sub> =25°C	71	W
		35	
T <sub>J</sub> , T <sub>STG</sub>	Junction & Storage Temperature Range	-55~175	°C

## Thermal Characteristics


Symbol	Parameter	Max.	Unit
R <sub>thJC</sub>	Thermal resistance, junction to case	2.1	°C/W
R <sub>thJA</sub>	Thermal resistance, junction to ambient	106	°C/W

**Electrical Characteristics (TA=25°C unless otherwise noted)**


Symbol	Parameter	Test Conditions	Min.	Typ	Max.	Unit
<b>Static Characteristics</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	30	—	—	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V	—	—	1	uA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	0.8	—	1.8	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	—	—	±100	nA
R <sub>DS(on)</sub>	Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =25A	—	4.3	5.5	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =20A	—	5.4	7	
G <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =90A	—	72	—	S
<b>Diode Characteristics</b>						
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> =25A, V <sub>GS</sub> =0V	—	0.8	1.3	V
I <sub>s</sub>	Diode Continuous Forward Current		—	—	50	A
t <sub>rr</sub>	Reverse Recovery Time	IS=20A, di/dt=100A/us	—	14	—	nS
Q <sub>rr</sub>	Reverse Recovery Charge		—	2.8	—	nC
<b>Dynamic Characteristics</b>						
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, Frequency=1MHz	—	1.9	—	Ω
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =15V, F=1MHz	—	2999	—	pF
C <sub>oss</sub>	Output Capacitance		—	335	—	
C <sub>rss</sub>	Reverse Transfer Capacitance		—	290	—	
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DS</sub> =15V, ID=1A, R <sub>g</sub> =3 Ω, V <sub>GS</sub> =4.5V	—	21	—	nS
t <sub>r</sub>	Rise Time		—	32	—	
t <sub>d(off)</sub>	Turn-Off Delay Time		—	59	—	
t <sub>f</sub>	Fall Time		—	34	—	
<b>Gate Charge Characteristics</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =25V, V <sub>GS</sub> =4.5V, ID=14A	—	26	—	nC
Q <sub>gs</sub>	Gate-to-Source Charge		—	3.5	—	
Q <sub>gd</sub>	Gate-to-Drain Charge		—	14	—	

## Typical Operating Characteristics


**Figure 1. Typ. Output Characteristics**




**Figure 2. Typ. Output Characteristics**



**Figure 3. Transfer Characteristics**



**Figure 4. Gate Threshold Voltage Characteristics**



## Typical Operating Characteristics

Figure 5.  $R_{DS(on)}$  vs. Drain Current Characteristics




Figure 6.  $R_{DS(on)}$  vs. Junction Temp Characteristics




Figure 7.  $R_{DS(on)}$  vs. VGS Characteristics





Figure 8. IS vs. VSD Characteristics



## Typical Operating Characteristics

Figure 9. Gate Charge Characteristics




Figure 10. Capacitance Characteristics







Figure 11. Thermal Resistance Characteristics





## Test Circuit & Waveform



Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms



## Package Information



### 技术要求:

- 塑封体中心与引线框架中心线偏差≤0 . 0 5 , 上下塑封体中心偏差≤0 . 0 5 ;
- 塑封体不准有缺损、气泡、气孔、裂纹等缺陷;
- 塑封体表面除阴影部分为毛面, 其余为光面;
- 未注脱模斜度≤5 ° ;
- 未注公差为±0 . 0 5 , 未注圆角为R 0 . 1 5 (m a x )