

Embedded Tailor™ SD Flash MKDVXXCL

Commercial Grade Specification

Ver.1.3 Sep.2019

- 1 -



Revision History

Date	Rev.	Description
	1.0	Original version
	1.2	Operating Temperature
	1.3	Add SPI Mode Pin Assignment
		continentic



CONTENTS

1. Introduction	1 -
2. Product List	1 -
3. Features	1
4. Physical Characteristics	2
4.1. Temperature	2
5. Pin Assignments(SD Mode& SPI Mode)	2
6. Usage	
6.1 SD Bus Mode protocol	3
6.2. Card Initialize	5
6.3 DC Characteristics	
7. Internal Information	8
7.1 Registers	8
7.1.1 OCR Register	9
7.1.2. CID Register	10
7.2.3. CSD Register	
7.1.4. RCA Register	
7.1.5. DSR Register	
8. Power Scheme	
8.1. Power Up	
8.2 Power Up Time	
8.2.1 Power On or Power Cycle	
8.2.2 Power Supply Ramp Up	
8.2.3 Power Supply Ramp Up	
9. Package Dimensions	
10. Reference Design	16



1. Introduction

MK Founder Tailor[™] SD is an embedded storage solution designed in a LGA package form. The operation of SD is similar to an SD card which is an commercial standard.

Tailor[™] SD consists of NAND flash and a high performance controller. 3.3V supply voltage is required for the NAND area (VCC).

Tailor[™] SD is fully compliant with SD2.0 interface, which allows most of general CPU to utilize.

Tailor[™] SD has high performance at a competitive cost, high quality and low power consumption.

2. Product List

Part No.	Capacity	Package	Size
MKDV1GCL	1Gb	LGA-8	6x8mm
MKDV2GCL	2Gb	LGA-8	6x8mm
MKDV4GCL	4Gb	LGA-8	6x8mm
MKDV8GCL	8Gb	LGA-8	6x8mm

3. Features

- Support up to 50Mhz clock frequency
- SD-protocol compatible
- Supports SPI Mode
- Built-in HW ECC Engine and highly reliable NAND management mechanism
- Write speed up to class 6
- Smaller package LGA-8

4. Physical Characteristics

4.1. Temperature

- 1) Operation Conditions Temperature Range: Ta = -20 to 85 degrees centigrade
- 2) Storage Conditions Temperature Range: Tstg = −55 to 150 degrees centigrade

5. Pin Assignments(SD Mode& SPI Mode)

TOP VIEW



		SD Mode		SPI Mode
Name	Tyte	Description	Tyte	Description
DAT2	I/O/PP	Data Line [Bit 2]	RSV	Reserved
DAT3	I/O/PP	Data Line [Bit 3]	13	Chip Select (neg true)
CLK	I	Clock	I	Clock
GND	S	Supply voltage ground	S	Supply voltage ground
VDD	S	Supply voltage	S	Supply voltage
DAT1	I/O/PP	Data Line [Bit 1]	RSV	Reserved
DAT0	I/O/PP	Data Line [Bit 0]	O/PP	Data Out
CMD	PP	Command/Response	I	Data In

a. Type Key: S=power supply; I= input; O=output using push-pull drivers; PP=I/O using push-pull drivers. b. The extended DAT lines (DAT1-DAT3) are input on power up. They start to operate as DAT lines after the SET_BUS_WIDTH Type Key: S=power supply; I=input; O=output using push-pull drivers; PP=I/O using push-pull drivers.

c. At power up this line has a 50 kilohm pull-up enabled in the card. This resistor serves two functions: Card detection and Mode Selection. For Mode Selection, the host can drive the line high or let it be pulled high to select SD mode. If the host wants to select SPI mode it should drive the line low. For Card detection, the host detects that the line is pulled high. This pull-up should be disconnected by the user, during regular data transfer, with SET_CLR_CARD_DETECT (ACMD42) command.



6. Usage

6.1 SD Bus Mode protocol

The SD bus allows the dynamic configuration of the number of data line from 1 to 4 Bi-directional data signal. After power up by default, the SD card will use only DAT0. After initialization, host can change the bus width.

Multiplied SD cards connections are available to the host. Common VDD, VSS and CLK signal connections are available in the multiple connections. However, Command, Respond and Data lined (DAT0-DAT3) shall be divided for each device from host.

This feature allows easy trade off between hardware cost and system performance. Communication over the SD bus is based on command and data bit stream initiated by a start bit and terminated by stop bit.

Command: Commands are transferred serially on the CMD line. A command is a token to starts an operation from host to the device. Commands are sent to an addressed single card (addressed Command) or to all connected cards (Broad cast command).

Response: Responses are transferred serially on the CMD line.

A response is a token to answer to a previous received command. Responses are sent from an addressed single card or from all connected cards.

Data:Data can be transfer from the card to the host or vice versa. Data is transferred via the data lines.

€C





	CLK	Host card Clock signal
	CMD	Bi-directional Command/ Response Signal
Γ	DAT0 - DAT3	4 Bi-directional data signal
	VDD	Power supply
	VSS	GND
ł	600	



6.2. Card Initialize

To initialize the Tailor[™] SD, follow the following procedure is recommended example.

1) Supply Voltage for initialization.

Host System can apply the Operating Voltage from initialization to the card. Apply more than 74 cycles of Dummy-clock to the SD card.

2) Select operation mode (SD mode or SPI mode)

In case of SPI mode operation, host should drive 1 pin (CD/DAT3) of SD Card I/F to "Low" level. Then, issue CMD0. In case of SD mode operation, host should drive or detect 1 pin of SD Card I/F (Pull up register of 1 pin is pull up

to "High" normally).

Card maintain selected operation mode except re-issue of CMD0 or power on below is SD mode initialization procedure.

3) Send the ACMD41 with Arg = 0 and identify the operating voltage range of the Card.

4) Apply the indicated operating voltage to the card.

Reissue ACMD41 with apply voltage storing and repeat ACMD41 until the busy bit is cleared. (Bit 31 Busy = 1) If response time out occurred, host can recognize not SD Card.

5) Issue the CMD2 and get the Card ID (CID).

Issue the CMD3 and get the RCA. (RCA value is randomly changed by access, not equal zero)

6) Issue the CMD7 and move to the transfer state.

If necessary, Host may issue the ACMD42 and disabled the pull up resistor for Card detect.

7) Issue the ACMD13 and poll the Card status as SD Memory Card. Check SD_CARD_TYPE value. If significant 8 bits are "all zero", that means SD Card. If it is not, stop initialization.

8) Issue CMD7 and move to standby state. Issue CMD9 and get CSD.

Issue CMD10 and get CID.

9) Back to the Transfer state with CMD7.

Issue ACMD6 and choose the appropriate bus-width.

Then the Host can access the Data between the SD card as a storage device.







6.3 DC Characteristics

DC Characteristics

Item		Symbol	MIN.	MAX.	Unit	Note
Supply Voltag	ge	VDD	2.7	3.6	V	
Input	High Level	VIH	VDD×0.625	VDD+0.3	V	
Voltage	Low Level	VIL	VSS-0.3	VDD×0.25	V	
Output	High Level	VOH	VDD×0.75		V	IOH = -2mA, $VDD=VDD$ min
Voltage	age Low Level		_	VDD×0.125	V	IOL = 2mA , VDD=VDD min
			_	0.25 (8Gb)		$V_{DD} = 3.6V$, Clock 25MHz
Standby Curr	ent	ICC1	_	0.05	mA	VDD = 3.3V, Clock STOP, Ta=25℃
Operation	Operation Write ICC		_	30 (8Gb)	س ۸	3.3V / 25MHz, 50MHz
Current (*)			_	28 (8Gb)	mA	3.3V / 23IVINZ, 30IVINZ
Input Voltage	Setup Time	Vrs	_	250	ms	From 0V to VDD min

*) Peak Current: RMS value over a 10usec period

Peak Voltage and Leak Current

Item	Symbol	Min.	Max.	Unit	Note
Peak voltage on all lines		-0.3	VDD+0.3	V	
Input Leakage Current for all pins		-10	10	uA	
Output Leakage Current for all outputs		-10	10	uA	

Signal Capacitance

Item	Symbol	Min.	Max.	Unit	Note
Pull up Resistance	RCMD RDAT	10	100	kΩ	
Total bus capacitance for each signal line	CL	7	40	pF	1 card CHOST+CBUS≦30pF
Card capacitance for signal pin	CCAR D	-	10	pF	
Pull up Resistance inside card (pin1)	RDAT3	10	90	kΩ	
Capacity Conneted to Power line	СС	_	5	uF	



7. Internal Information

7.1 Registers

The Tailor[™] SD has six registers and SD Status information: OCR, CID, CSD, RCA, DSR, SCR and SD Status. DSR IS NOT SUPPORTED in this card.

There are two types of register groups.

MMC compatible registers: OCR, CID, CSD, RCA, DSR, and SCR SD card Specific: SD Status

		SD card Registers
Resister	Bit Width	Description
Name OCR	32	Operation Conditions (VDU Voltage Profile and Busy Status
CID	128	Card Identification information
CSD	128	Card specific information
RCA	16	Relative Card Address
DSR	16	Not Implemented (Programmable Card Driver): Driver Stage Register
SCR	64	SD Memory Card's special features
SD Status	512	Status bits and Card features
		Junder



7.1.1 OCR Register

This 32-bit register describes operating voltage range and status bit in the power supply.

	OUNTEgister				
OCR			Ini	tial	
bit	VDD voltage window	1Gb	2Gb	4Gb	8Gb
31	Card power up status bit(busy)			busy " =	
30	Card Capacity Status		"0"= SD	 Memory ard	
29-25	reserved			1'0'	
24	Switching to 1.8V Accepted(S18A)			0	
23	3.6 - 3.5			1	
22	3.5 - 3.4			1	
21	3.4 - 3.3		1	1	
20	3.3 - 3.2			1	
19	3.2 - 3.1			1	
18	3.1 - 3.0				
17	3.0 - 2.9		•	1	
16	2.9 - 2.8				
15	2.8 - 2.7			1	
14	Reserved			0	
13	Reserved			0	
12	Reserved			0	
11	Reserved			0	
10	Reserved			0	
9	Reserved			0	
8	Reserved			0	
7	Reserved for Low Voltage Range			0	
6	Reserved			0	
5	Reserved			0	
4	Reserved			0	
3-0	reserved		Al	'0'	

OCR register definition

bit 23-4: Describes the SD Card Voltage

bit 31 indicates the card power up status. Value "1" is set after power up and initialization procedure has been completed.



7.1.2. CID Register

The CID (Card Identification) register is 128-bit width. It contains the card identification information. (Refer Appendix 3. for the detail) The Value of CID Register is vender specific.

Table 11: CID

Register								
Field	\			Initial	Value			
Field	Width	CID-slice	1Gb	2Gb	4Gb	8Gb		
MID	8	[127:120]	ТВ					
OID	16	[119:104]	TBD					
PNM	40	[103:64]	TBD	TBD	TBD			
PRV	8	[63:56]		Т	В			
PSN	32	[55:24]		(a) (Product	serial number)			
-	4	[23:20]		All '	'0b"			
MDT	12	[19:8]	(a) (Manufacture date)					
CRC	7	[7:1]	(b) (CRC)					
_	1	[0:0]		1	b			

(a): Depends on the SD Card. Controlled by Production Lot.

ounder

(b) Depends on the CID Register

< V



7.2.3. CSD Register

CSD is Card-Specific Data register provides information on 128bit width. Some field of this register can writable by PROGRAM_CSD (CMD27).

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CSD Register							
Field Worth Twoe Slice 1Gb 2Gb 4Gb 8Gb CSD STRUCTURE 2 R [127:126] 01b - - 6 R [125:120] All "0b" - TAAC 8 R [119:112] 0.0001 110b (1ms) - NSAC 8 R [111:104] 00000000 - TRAN_SPEED 8 R [103:96] 0.0110 010b - CCC 12 R [95:84] 0101 101 10101 - CCC 12 R [95:84] 0101 b - READ BL_LEN 4 R [83:80] 1001 b - WRITE_BLK_MISALIG 1 R [77:77] 0b - OSR_IMP 1 R [75:70] All "0b" - C_SIZE 22 R [69:48] TBD TBD - - 1 R [47:47] 0b - -<			Cell	CSD	Initial Value			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Field	Width						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	CSD STRUCTURE	2			01b			
NSAC 8 R [111:104] 00000000 TRAN_SPEED 8 R [103:96] 0_0110_010b CCC 12 R [95:84] 0101_1011_0101 READ_BL_LEN 4 R [83:80] 1001b READ_BL_PARTIAL 1 R [79:79] 0b WRITE_BLK_MISALIG 1 R [77:77] 0b SEAD_BLK_MISALIGN 1 R [77:77] 0b SEAD_BLK_MISALIGN 1 R [77:77] 0b SIZE 22 R [69:48] TBD TBD - 6 R [75:70] All "0b" - C_SIZE 22 R [69:48] TBD TBD - 1 R [47:47] 0b - C_SIZE 7 R [45:39] 11_1111_1 - VP GRP_SIZE 7 R [33:2] 0000_0000<	-	6	R		All "Ob"			
TRAN_SPEED 8 R [103:96] 0_0110_010b CCC 12 R [95:84] 0101_1011_0101 READ_BL_LEN 4 R [83:80] 1001b READ_BL_PARTIAL 1 R [79:79] 0b WRITE_BLK_MISALIGN 1 R [77:77] 0b DSR_IMP 1 R [76:76] 0b - 6 R [75:70] All "0b" - 6 R [75:70] All "0b" - 1 R [47:47] 0b - 1 R [47:47] 0b - 1 R [46:46] 1b SECTOR_SIZE 7 R [38:32] 0000 0000 WP_GRP_SIZE 7 R [36:22] 000b 2 R [30:29] 00b - - 2 R [30:29] 00b - - 2 R	TAAC	8	R	[119:112]	0_0001_110b (1ms)			
CCC 12 R [95:84] 0101_1011_0101 READ_BL_LEN 4 R [83:80] 1001b READ_BL_PARTIAL 1 R [79:79] 0b WRITE_BLK_MISALIG 1 R [78:78] 0b READ_BLK_MISALIGN 1 R [77:77] 0b DSR_IMP 1 R [76:76] 0b - 6 R [75:70] All "0b" C_SIZE 22 R [69:48] TBD TBD - 1 R [47:47] 0b	NSAC		R	[111:104]	0000000			
READ_BL_LEN 4 R [83:80] 1001b READ_BL_PARTIAL 1 R [79:79] 0b WRITE_BLK_MISALIG 1 R [77:77] 0b READ_BLK_MISALIGN 1 R [77:77] 0b DSR_IMP 1 R [76:76] 0b - 6 R [75:70] All "0b" C_SIZE 22 R [69:48] TBD TBD - 1 R [47:47] 0b - 1 R [46:46] 1b - 1 R [46:46] 1b - - 1 R [31:31] 0b -	TRAN_SPEED	8	R	[103:96]	0_0110_010b			
READ_BL_PARTIAL 1 R [79:79] 0b WRITE_BLK_MISALIG 1 R [78:78] 0b READ_BLK_MISALIGN 1 R [77:77] 0b DSR_IMP 1 R [76:76] 0b - 6 R [75:70] All "0b" C_SIZE 22 R [69:48] TBD TBD TBD - 1 R [47:47] 0b - 1 R [46:46] 1b SECTOR_SIZE 7 R [38:32] 0000 0000 WP_GRP_SIZE 7 R [38:32] 0000 0000 WP WP_GRP_ENABLE 1 R [21:21] 0b - 2 R [30:29] 000b - 2 R [30:29] 00b - - - 2 R [20:21] 1001b WRITE_BL_LEN 4 R [25:22] 1001b	CCC	12	R	[95:84]	0101_1011_0101			
WRITE_BLK_MISALIG 1 R [78:78] Ob READ_BLK_MISALIGN 1 R [77:77] Ob DSR_IMP 1 R [76:76] Ob - 6 R [75:70] All "Ob" C_SIZE 22 R [69:48] TBD TBD	READ_BL_LEN	4	R	[83:80]	1001b			
READ_BLK_MISALIGN 1 R [77:77] Ob DSR_IMP 1 R [76:76] Ob - 6 R [75:70] All "Ob" C_SIZE 22 R [69:48] TBD TBD - 1 R [47:47] Ob - 1 R [46:46] 1b SECTOR_SIZE 7 R [45:39] 11_1111_1 WP GRP_SIZE 7 R [38:32] 000_0000 Web - 2 R [30:29] 00b - 2 R [30:29] 00b - - 2 R [30:29] 00b - - 2 R [20:26] 010b WRITE_BL_LEN 4 R [25:22] 1001b WRITE BL_PARTIAL 1 R [21:1] 0b - - 2 R [20:16] <td></td> <td>1</td> <td></td> <td>[79:79]</td> <td>Ob</td>		1		[79:79]	Ob			
DSR_IMP 1 R [76:76] Ob - 6 R [75:70] All "Ob" C_SIZE 22 R [69:48] TBD TBD TBD - 1 R [47:47] Ob - 1 R [47:47] Ob - 1 R [46:46] 1b SECTOR_SIZE 7 R [38:32] 000_0000 WP GRP_ENABLE 1 R [31:31] Ob - 2 R [30:29] 000 0000 - - - 2 R [30:29] 00b - - - - - 2 R [20:2] 1001b WRITE_BL_EN 4 R [25:22] 1001b - - - 2 R [20:16] All "0b" - - - 2 <td>WRITE_BLK_MISALIG</td> <td>1</td> <td></td> <td>[78:78]</td> <td>Ob</td>	WRITE_BLK_MISALIG	1		[78:78]	Ob			
- 6 R [75:70] All "0b" C_SIZE 22 R [69:48] TBD TBD TBD	READ_BLK_MISALIGN	1	R	[77:77]				
C_SIZE 22 R [69:48] TBD TBD TBD	DSR_IMP	1	R	[76:76]				
- 1 R [47:47] 0b ERASE_BLK_EN 1 R [46:46] 1b SECTOR_SIZE 7 R [45:39] 11_1111_1 WP_GRP_SIZE 7 R [38:32] 000_0000 WP_GRP_SIZE 7 R [38:32] 000_0000 WP_GRP_ENABLE 1 R [31:31] 0b - 2 R [30:29] 00b R2W_FACTOR 3 R [28:26] 010b WRITE_BL_LEN 4 R [25:22] 1001b WRITE_BL_PARTIAL 1 R [21:21] 0b - 2 R [20:16] All "0b" FILE_FORMAT_GRP 1 R [15:15] 0b COPY 1 RW ^{II} [13:13] 0b TMP WRITE PROTEC 1 RW ^{II} [13:13] 0b FILE_FORMAT 2 R [11:10] 00b - 2 <t< td=""><td>-</td><td></td><td></td><td>[75:70]</td><td></td></t<>	-			[75:70]				
ERASE_BLK_EN 1 R [46:46] 1b SECTOR_SIZE 7 R [45:39] 11_1111_1 WP_GRP_SIZE 7 R [38:32] 000_0000 WP_GRP_ENABLE 1 R [31:31] 0b - 2 R [30:29] 00b - 2 R [30:29] 00b R2W_FACTOR 3 R [28:26] 010b WRITE_BL_LEN 4 R [25:22] 1001b WRITE_BL_PARTIAL 1 R [21:21] 0b - 2 R [20:16] All "0b" FILE_FORMAT_GRP 1 R [15:15] 0b COPY 1 RW ^{II} 14:14] 0b PERM WRITE PROTE 1 RW ^{II} [13:13] 0b TMP WRITE PROTEC 1 RW ^{II} [13:13] 0b FILE_FORMAT 2 R [11:10] 00b - 2 R [9:8] All "0b" CRC 7 R/W [7:1	C_SIZE	22		[69:48]				
SECTOR SIZE 7 R [45:39] 11_111_1 WP_GRP_SIZE 7 R [38:32] 000_0000 WP_GRP_ENABLE 1 R [31:31] 0b - 2 R [30:29] 00b R2W_FACTOR 3 R [28:26] 010b WRITE_BL_LEN 4 R [25:22] 1001b WRITE_BL_PARTIAL 1 R [21:21] 0b - 2 R [20:16] All "0b" FILE_FORMAT_GRP 1 R [15:15] 0b COPY 1 R/W' [13:13] 0b TMP WRITE PROTE 1 R/W [12:12] 0b FILE_FORMAT 2 R [11:10] 0b TMP WRITE PROTEC 1 R/W [12:12] 0b FILE_FORMAT 2 R [11:10] 00b - 2 R [9:8] All "0b" CRC 7 <td< td=""><td>-</td><td>1</td><td>R</td><td>[47:47]</td><td>Ob</td></td<>	-	1	R	[47:47]	Ob			
WP_GRP_SIZE 7 R [38:32] 000_0000 WP_GRP_ENABLE 1 R [31:31] 0b - 2 R [30:29] 00b R2W_FACTOR 3 R [28:26] 010b WRITE_BL_LEN 4 R [25:22] 1001b WRITE_BL_PARTIAL 1 R [21:21] 0b - 2 R [20:16] All "0b" FILE_FORMAT_GRP 1 R [15:15] 0b COPY 1 RW ⁽¹ [14:14] 0b PERM WRITE PROTE 1 RW ⁽¹ [13:13] 0b TMP WRITE PROTE 1 RW ⁽¹ [13:13] 0b FILE_FORMAT 2 R [11:10] 0b FILE_FORMAT 2 R [9:8] All "0b" - 2 R [9:8] All "0b"				[46:46]				
WP_GRP_ENABLE 1 R [31:31] 0b - 2 R [30:29] 00b R2W_FACTOR 3 R [28:26] 010b WRITE_BL_LEN 4 R [25:22] 1001b WRITE_BL_PARTIAL 1 R [21:21] 0b - 2 R [20:16] All "0b" - 2 R [20:16] Ob - 2 R [20:16] Ob - 2 R [15:15] 0b COPY 1 RW ¹ [14:14] 0b PERM WRITE PROTE 1 RW ¹ [13:13] 0b TMP WRITE PROTEC 1 RW [12:12] 0b FILE_FORMAT 2 R [11:10] 00b - 2 R [9:8] All "0b" CRC 7 R/W [7:1] (CRC)		-		[45:39]	11_1111_1			
- 2 R [30:29] 00b R2W_FACTOR 3 R [28:26] 010b WRITE_BL_LEN 4 R [25:22] 1001b WRITE_BL_PARTIAL 1 R [21:21] 0b - 2 R [20:16] All "0b" FILE_FORMAT_GRP 1 R [15:15] 0b COPY 1 R/W ^{II} [14:14] 0b PERM WRITE PROTE 1 R/W ^{II} [13:13] 0b TMP WRITE PROTE 1 R/W ^{II} [13:13] 0b FILE_FORMAT 2 R [11:10] 00b CRC 7 R/W [7:1] (CRC)		-						
R2W_FACTOR 3 R [28:26] 010b WRITE_BL_LEN 4 R [25:22] 1001b WRITE_BL_PARTIAL 1 R [21:21] 0b - 2 R [20:16] All "0b" FILE_FORMAT_GRP 1 R [15:15] 0b COPY 1 R/W'I [14:14] 0b PERM WRITE PROTE 1 R/W'I [13:13] 0b TMP WRITE PROTEC 1 R/W [12:12] 0b FILE_FORMAT 2 R [11:10] 00b CRC 7 R/W [7:1] (CRC)	WP_GRP_ENABLE	-		[31:31]				
WRITE_BL_LEN 4 R [25:22] 1001b WRITE_BL_PARTIAL 1 R [21:21] 0b - 2 R [20:16] All "0b" - 2 R [20:16] Ob FILE_FORMAT_GRP 1 R [15:15] 0b COPY 1 R/W ¹¹ [14:14] 0b PERM WRITE PROTE 1 R/W ¹¹ [13:13] 0b TMP WRITE PROTE 1 R/W ¹¹ [12:12] 0b FILE_FORMAT 2 R [11:10] 00b - 2 R [9:8] All "0b" CRC 7 R/W [7:1] (CRC)	-			[30:29]				
WRITE_BL_PARTIAL 1 R [21:21] 0b - 2 R [20:16] All "0b" FILE_FORMAT_GRP 1 R [15:15] 0b COPY 1 RW ⁽¹] [14:14] 0b PERM WRITE PROTE 1 RW ⁽¹] [13:13] 0b TMP WRITE PROTE 1 RW [12:12] 0b FILE_FORMAT 2 R [11:10] 00b CRC 7 RW [7:1] (CRC)				[28:26]	010b			
- 2 R [20:16] All "0b" FILE_FORMAT_GRP 1 R [15:15] 0b COPY 1 R/W ⁽¹⁾ [14:14] 0b PERM WRITE PROTE 1 R/W ⁽¹⁾ [13:13] 0b TMP WRITE PROTEC 1 R/W [12:12] 0b FILE_FORMAT 2 R [11:10] 00b - 2 R [9:8] All "0b" CRC 7 R/W [7:1] (CRC)		4						
FILE_FORMAT_GRP 1 R [15:15] 0b COPY 1 R/W ⁽¹ [14:14] 0b PERM WRITE PROTE 1 R/W ⁽¹ [13:13] 0b TMP WRITE PROTEC 1 R/W [12:12] 0b FILE_FORMAT 2 R [11:10] 00b - 2 R [9:8] All "0b" CRC 7 R/W [7:1] (CRC)	WRITE_BL_PARTIAL	-						
COPY 1 RW ⁽¹ [14:14] 0b PERM WRITE PROTE 1 RW ⁽¹ [13:13] 0b TMP WRITE PROTEC 1 RW [12:12] 0b FILE_FORMAT 2 R [11:10] 00b - 2 R [9:8] All "0b" CRC 7 R/W [7:1] (CRC)	-	2						
PERM WRITE PROTE 1 R/W ⁽¹ [13:13] 0b TMP WRITE PROTEC 1 R/W [12:12] 0b FILE_FORMAT 2 R [11:10] 00b - 2 R [9:8] All "0b" CRC 7 R/W [7:1] (CRC)		-						
TMP WRITE PROTEC 1 R/W [12:12] 0b FILE_FORMAT 2 R [11:10] 00b - 2 R [9:8] All "0b" CRC 7 R/W [7:1] (CRC)	COPY							
FILE_FORMAT 2 R [11:10] 00b - 2 R [9:8] All "0b" CRC 7 R/W [7:1] (CRC)	PERM WRITE PROTE							
- 2 R [9:8] All "0b" CRC 7 R/W [7:1] (CRC)			R/W					
CRC 7 R/W [7:1] (CRC)	FILE_FORMAT							
	-	2	R		All "Ob"			
- 1 - [0:0] 1b	CRC	7	R/W	[7:1]				
	-	1	-	[0:0]	1b			

Cell Type: R: Read Only, R/W: Writable and Readable, R/W⁽¹⁾: One-time Writable / Readable Note: Erase of one data block is not allowed in this card. This information is indicated by "ERASE_BLK_EN". Host System should refer this value before one data block size erase.



7.1.4. RCA Register

The writable 16bit relative card address register carries the card address in SD Card mode.

7.1.5. DSR Register

This register is not implemented on this car

Founder



8. Power Scheme

8.1. Power Up



'Power up time' is defined as voltage rising time from 0 volt to VDD min.

'Supply ramp up time' provides the time that the power is built up to the operating level (Host Supply Voltage) and the time to wait until the Tailor™ SD can accept the first command,

The host shall supply power to the card so that the voltage is reached to Vdd_min within 250ms and start to supply at least 74 SD clocks to the Tailor[™] SD with keeping CMD line to high.

8.2 Power Up Time

Host needs to keep power line level less than 0.5V and more than 1ms before power ramp up.





8.2.1 Power On or Power Cycle

Followings are requirements for Power on and Power cycle to assure a reliable Tailor™ SD hard reset.

- (1) Voltage level shall be below 0.5V
- (2) Duration shall be at least 1ms.

8.2.2 Power Supply Ramp Up

The power ramp up time is defined from 0.5V threshold level up to the operating supply voltage which is stable between VDD(min.) and VDD(max.) and host can supply SDCLK.

Followings are recommendation of Power ramp up:

(1) Voltage of power ramp up should be monotonic as much as possible.

- (2) The minimum ramp up time should be 0.1ms.
- (3) The maximum ramp up time should be 35ms for 2.7-3.6V power supply.

8.2.3 Power Supply Ramp Up

When the host shuts down the power, the VDD shall be lowered to less than 0.5Volt for a minimum period of 1ms. During power down, DAT, CMD, and CLK should be disconnected or driven to logical 0 by the host to avoid a situation that the operating current is drawn through the signal lines.

If the host needs to change the operating voltage, a power cycle is required. Power cycle means the power is turned off and supplied again. Power cycle is also needed for accessing cards that are already in Inactive State. To create a power cycle the host shall follow the power down description before power up the card (i.e. the VDD shall be once lowered to less than 0.5Volt for a minimum period of 1ms).



9. Package Dimensions



Package Outline Drawing Information for LGA

LGA (8 x 6 x 0.8mm)	Dimension Table
---------------------	-----------------

	Dimension (MM)		Dimension (MIL)			
Symbol	Min	Nom	Max	Min	Nom	Мах
A	0.700	0.750	0.800	27.559	29.528	31.496
A2	0.190	0.220	0.250	7.480	8.661	9.843
A3	0.510	0.530	0.540	20.079	20.866	21.260
L	0.800	0.850	0.900	31.496	33.465	35.433
b	0.700	0.750	0.800	27.559	29.528	31.496
е	1.270			50.000		
n	8			8		
D	7.900	8.000	8.100	311.023	314.960	318.897
E	5.900	6.000	6.100	232.283	236.220	240.157
aaa	0.100			3.937		
bbb	0.150		5.906			
ccc	0.100		3.937			
ddd	0.150		5.906			
eee	0.080			3.150		



10. Reference Design



RDAT and RcmD (10K~100 kΩ) are pull-up resistors protecting the CMD and the DAT lines against bus floating when Tailor[™] SD is in a high-impedance mode.

The host shall pull-up all DAT0-3 lines by RDAT, even if the host uses the Tailor™ SD as 1 bit mode-only in SD mode. It is recommended to have 2.2uF capacitance on VDD.

Rcik reference 0~120 Ω