

Multi-Mode PWM Controller of Flyback with Integrated BNI/BNO and Bulk cap. OVP

REV. 01

General Description

In order to enhance the efficiency performance, the LD5523K integrates the multi-mode PWM controller, which consists of Quasi-Resonant (QR) PWM control for light load condition and Continue Conduction Mode (CCM) for heavy load condition. Moreover, the QR controller not only gains the system performance, but also brings the worse EMI capability, while the frequency swapping function of LD5523K can reduce the EMI emission of SMPS and helps the power circuit designers to simply deal with EMI filter and saves several component and developing time.

The LD5523K is implemented in SOT-26 package, and includes the comprehensive protection function, such as Over Load Protection (OLP), Over Voltage Protection (OVP), Output Short Circuit Protection (OSCP) and internal Over Temperature Protection (OTP). Furthermore, the programmable brown-in/out and bulk cap. OVP protection is built-in.


Features

- Secondary-side feedback control with quasi-resonant + CCM operation
- Low Startup Current (<1μA)
- 0.285mA Ultra-low operating current at light load
- Current Mode Control with Cycle-by-Cycle Current Limit
- Green Mode Control
- UVLO (Under Voltage Lockout)
- LEB (Leading-Edge Blanking) on CS Pin
- VCC OVP (Over Voltage Protection)
- Adj. OVP / UVP on FB pin
- Adj. BNI/BNO, Bulk cap. OVP on FB pin
- OLP (Over Load Protection)
- External OTP (Over Temperature Protection) on CS Pin
- Internal OTP (Over Temperature Protection)
- SDSP (Secondary Diode Short Protection)
- Gate Source/Sink Capability: 220mA/-350mA @ output pin with 33nF capacitor.

Applications

• Switching AC/DC Adaptor


Typical Application








Pin Configuration



: Year code WW : Week code : Production code



Y : Year code (D: 2004, E: 2005.....)
W : Week code
PP : Production code t23K : LD5523K

Ordering Information

Part number	Package		TOP MARK	Shipping
LD5523K GL	SOT-26	(Green Package)	YWt/23K/PP	3000 /tape & reel
LD5523K GN	DIP-8	(Green Package)	LD5523KGN	3600 /tube /carton

The LD5523K is RoHs compliant/ green packaged.


Protection Mode

Product Name	Switching Freq.	VCC_OVP	FB_OVP	OSCP	OLP	BNI/BNO	Bulk cap OVP	CS_OTP	Int. OTP	SDSP
LD5523K	65kHz	Auto	Auto	Auto	Auto	Auto	Auto	Auto	Auto	Auto
LD3323K	OOKI IZ	recovery	recovery	recovery	recovery	recovery	recovery	recovery	recovery	recovery

Pin Descriptions

NAME	PIN (SOT-26)	Pin (DIP-8)	FUNCTION
GND	1	8	Ground
COMP	2	7	Output of the error amplifier for voltage compensation
FB	3	5	Auxiliary voltage sense, brown in/out and Quasi Resonant detection
CS	4	4	Current sense pin, connect to sense the MOSFET current
VCC	5	2	Supply voltage pin
OUT	6	1	Gate drive output to drive the external MOSFET
NC		3	Unconnected Pin
NC		6	Unconnected Pin







Absolute Maximum Ratings

Supply Voltage VCC,	-0.3V ~ 30V
COMP	-0.3V ~ 12V
FB, CS	-0.3V ~ 7V
OUT	-0.3V ~ VCC+0.3V
Maximum Junction Temperature	150°C
Storage Temperature Range	-65°C ~ 150°C
Package Thermal Resistance (SOT-26, θ JA)	200°C/W
Package Thermal Resistance (DIP-8, θ _{JA})	100°C/W
Power Dissipation (SOT-26, at Ambient Temperature = 85°C)	200mW
Power Dissipation (DIP-8, at Ambient Temperature = 85°C)	400mW
Lead temperature (Soldering, 10sec)	260°C
ESD Voltage Protection, Human Body Model	2.5 KV
ESD Voltage Protection, Machine Model	250 V

Caution:

Stress exceeding maximum ratings may damage the device. Maximum ratings are stress ratings only. Functional operation above the recommended operating conditions is not implied. Extended exposure to stress above recommended operating conditions may affect device reliability.

Recommended Operating Conditions

Item	Min.	Max.	Unit
Operating Junction Temperature	-40	125	°C
Supply VCC Voltage	8.0	26.5	V
VCC Capacitor	3.3	10	μF
Start-up resistor Value (AC Side, Half Wave)	400K	2M	Ω
Comp Pin Capacitor (X7R type)	330	4700	pF
CS Pin Capacitor Value	47	470	pF

Note:

- 1. It's essential to connect VCC pin with a SMD ceramic capacitor ($0.1\mu F \sim 0.47\mu F$) to filter out the undesired switching noise for stable operation. This capacitor should be placed close to IC pin as possible.
- 2. It's also essential to connect a capacitor to COMP to filter out the undesired switching noise for stable operation.
- 3. The small signal components should be placed close to IC pin as possible.



Electrical Characteristics

 $(T_A = +25^{\circ}C \text{ unless otherwise stated, VCC=15.0V})$

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
Supply Voltage (VCC Pin)						
Startup Current		Icc_st			1	μΑ
	VCOMP=0V, OUT=1nF	Icc_op1		0.285		mA
Operating Current	V _{COMP} =1.7V, OUT=1nF I _{FB} =200μA	I _{CC_OP2}		2.4		mA
(with 1nF load on OUT pin)	Auto current protection	ICC_OPA1		0.6		mA
	Brown in (Before the first pulse)/ Brown out	ICC_OPA3	0.7	1.1	1.5	mA
UVLO(OFF)		Vcc_off	6	7	8	V
UVLO(ON)		Vcc_on	15.5	16.5	17.5	V
VCC OVP Level		Vcc_ovp	27	28	29	V
VCC OVP de-bounce time		T _{VCC_OVP}		8		Cycle
Voltage Feedback (COMP Pin)						
Short Circuit Current	Vcomp=0V	Ісомр		0.116		mA
Open Loop Voltage	(1)	V _{COMP_OPEN}		3.15		V
Min. OCP Compensation Current	I _{FB} =100μA ⁽¹⁾	IOCP_MIN		75		μА
Max. OCP Compensation Current	I _{FB} =300μA	IOCP_MAX	200	225	250	μА
Current Sensing (CS Pin)						
Maximum Input Voltage		Vcs_limit	0.48	0.5	0.52	V
Leading Edge Blanking Time		T _{LEB}		275		ns
Internal Slope Compensation	*ton>3µs to D _{MAX} . (Linearly increase), (1)	V _{SLP_L}		165		mV
Delay to Output	(1)	T_{PD}		80		ns
BNO Protection (FB Pin)	•					
Brown In Trip Level		I _{BNI}	90	95	100	μА
BNO Hysteresis		I _{BNO_HYS}		7		μА
Brown Out De-bounce Time	V _{COMP} =1.7V	T _{DB_BNO}		75		ms
Bulk Cap OVP		IBULK_OVP		370		μА
Bulk Cap OVP delay		T _{FB_BOVP}		450		ms






PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
QRD (Quasi Resonant Detec	tion, FB Pin)					
FB OVP Trip voltage Level		V _{FB_OVP}	3.3	3.5	3.7	V
FB OVP De-bounce Time		T _{FB_OVP}		8		Cycle
FB UVP Trip voltage Level	(1)	V _{FB_UVP}		0.8		V
QRD Trip Level	(1)	I _{QRD}		20		μΑ
OTP (Over Temperature, CS	Pin)					
CS OTP Level	Vcs_limit	V _{CS_OTP}	0.48	0.5	0.52	V
CS OTP de-bounce time	(1)	T _{CS_OTP}		5.4		ms
Oscillator for Switching Fred	juency			•		
CCM Frequency		F _{CCM}	60	65	70	kHz
Frequency Swapping	(1)	F _{SW_MOD}		±8		%
Green Mode Frequency		F _{SW_GREEN}	21	24	27	kHz
Temp. Stability	(1)	F _{SW_TS}		3	5	%
Voltage Stability	VCC =9V~24V ⁽¹⁾	F _{SW_VS}			1	%
Maximum Duty	(1)	D _{MAX}		81		%
Gate Drive Output (OUT Pin)	•					
Output Low Level	VCC =15V, lo=20mA ⁽¹⁾	Vol			1	V
Output High Level	VCC =15V, lo=20mA	Vон	9		14	V
Rising Time	VCC =15V C _L =1000pF	Tr		280		ns
Falling Time	VCC =15V C _L =1000pF	Tf		30		ns
Output High Clamp Level	VCC =18V	V _{O_CLAMP}		11.5		V
Soft Start	T			1	1	
Soft Start Time	V_{CS_OFF} from 0.2V to 0.5V ⁽¹⁾	Tss		7		ms
SDSP (Secondary Diode Sho	ort Protection)					
SDSP CS Pin Level	Secondary diode short	Vcs_sdsp		1.3		V
De-bounce Cycle	(1)	T _{D_SDSP}		4		Cycle
Open Loop Protection						_
OLP Trip Level		VOLP		2.8		V
OLP delay time	After soft-start	T _{D_OLP}		88		ms
On Chip OTP (Over Tempera	ture Protection)					
OTP Level	(1,2)	TINOTP		140		°C
OTP Hysteresis	(1,2)	TINOTP_HYS		12		°C

Notes:


- 1. Guaranteed by design.
- 2. The threshold temperature for enabling the output again and resetting the latch after OTP has been activated.














Application Information

Operation Overview

The LD5523K is built in the multi-mode PWM controller, in which operates a constant frequency to achieve the CCM as heavy load. For demanding higher power efficiency and power-saving in light load condition, the LD5523K implements QR function to allow the valley switching and accomplish zero voltage switching (ZVS). Under different load conditions, LD5523K provides the different solutions for achieving higher efficiency and performance.

Under Voltage Lockout (UVLO)

An UVLO comparator is implemented in it to detect the voltage on the VCC pin. It would assure the supply voltage enough to turn on the LD5523K PWM controllers and further to drive the power MOSFET. As shown in Fig. 9, a hysteresis is built in to prevent the shutdown from the voltage dip during startup. The turn-on and turn-off threshold level are set at 16.5V and 7V, respectively.



Startup Current and Startup Circuit

The typical startup circuit to generate the LD5523K VCC is shown in Fig. 10. During the startup transient, the VCC is lower than the UVLO threshold thus there is no gate pulse produced from LD5523K to drive power MOSFET. Therefore, the current through R1 will provide the startup current and to charge the capacitor C1. Whenever the VCC voltage is high enough to turn on the LD5523K and

further to deliver the gate drive signal, the supply current is provided from the auxiliary winding of the transformer.

Lower startup current requirement on the PWM controller will help to increase the value of R1 and then reduce the power consumption on R1. By using CMOS process and the special circuit design, the maximum startup current of LD5523K is only $1\mu A.$ If a higher resistance value of R1 is chosen, it usually takes more time to start up. To select the value of R1 and C1 carefully will optimize the power consumption and startup time.




Fig. 10

QR Mode Detection

The transformer will be demagnetized after the main power MOSFET turns off. A quasi resonant signal will be detected from auxiliary winding by FB pin through the external resister.

As soon as the current of the secondary side diode is down to zero during MOSFET-off period, the transformer's core is demagnetized completely. V_{DS} of MOSFET will resonate in discontinuous current mode. The resonance frequency (F_{QR}) will be obtained as below.

$$F_{QR} = \frac{1}{2\pi\sqrt{L_m * C_R}} (Hz)$$

L_M = Inductance of primary winding

C_R = Resonance equivalent parasitic capacitance



If V_{DS} voltage falls to resonant valley level from max plateau value, the QRD comparator will be tripped while FB pin current is close to $20\mu A$.

However, the QR detection will be influenced by propagation delay. If inductance of primary winding is less than $500\mu H$, there is no valley detection in Vds (as shown in Fig. 11).




Fig. 11

Voltage Feedback Loop

The voltage feedback signal is provided from the TL431 at the secondary side through the photo-coupler to the COMP pin of the LD5523K. Similar to UC3842, the LD5523K would without voltage offset to feed the voltage divider at the ratio of RA and RB, that is,

$$V_{-}(PWM_{COMPARATOR}) = \frac{RB}{RA + RB} \times V_{COMP}$$

A pull-high resistor is embedded internally and therefore no external one is required.

The LD5523K integrates the multi-mode PWM controller, and for enhance the light load efficiency, the comp pin value corresponding to the frequency is as shown in Fig. 12.




Fig. 12

Current Sensing, Leading Edge Blanking

The typical current mode of PWM controller feedbacks both current signal and voltage signal to close the control loop and achieve regulation. The LD5523K detect the primary MOSFET current from the CS pin, which is not only for the peak current mode control but also for the pulse-by-pulse current limit. The maximum voltage threshold of the current sensing pin sets at 0.5V. From above, the MOSFET peak current can be obtained from below.

$$I_{\text{PEAK(MAX)}} = \frac{0.5V}{R_{\text{CS}}}$$

A 275ns leading-edge blanking (LEB) time is included in the input of CS pin to prevent the false-trigger from the current spike. In the low power application, if the total pulse width of the turn-on spike is less than 275ns and the negative spike on the CS pin doesn't exceed -0.3V, it could remote the R-C filter (as shown in the Fig. 13).

However, the total pulse width of the turn-on spike is decided by the output power, circuit design and PCB layout. It is strongly recommended to adopt a smaller R-C filter (as shown in Fig. 14) for higher power application to avoid the CS pin being damaged by the negative turn-on spike.






Fig. 13




Fig. 14

Output Stage and Maximum Duty

An output stage of a CMOS buffer, with typical 350mA driving capability, is incorporated to drive a power MOSFET directly. The maximum duty of LD5523K is limited to 81% avoid detecting QR fail.

CCM Switching Frequency Clamp

According to the QR operation principle, the switching frequency is inversely proportional to the output power. Therefore, as the output power increases, the switching frequency can become rather low without limiting. The CCM switching frequency of LD5523K is clamped at 65 kHz internally to provide the optimized operations by considering the EMI performance, thermal treatment, component sizes and transformer design.

Over Voltage Protection on VCC Pin (VCC OVP) - Auto Recovery

The V_{GS} ratings of the nowadays power MOSFETs are often limited up to max. 28V. To prevent the V_{GS} from the fault condition, LD5523K is implemented with an OVP function on VCC. Whenever the VCC voltage is higher than the OVP threshold voltage, the output gate drive circuit will be shutdown simultaneously thus to stop the switching of the power MOSFET until the next UVLO(ON).

The VCC OVP function in LD5523K is an auto-recovery type protection. The Fig. 15 shows its operation.

On the other hand, if the OVP condition is removed, the VCC level will get back to normal level and the output will automatically return to the normal operation.




Fig. 15



Over Load Protection (OLP) - Auto Recovery

To protect the circuit from damage due to over-load condition and short or open-loop condition, the LD5523K is implemented with smart OLP function. It also features auto-recovery function; see Fig. 16 for the waveform. In case of fault condition, the feedback system will force the voltage loop toward the saturation and then pull the voltage high on COMP pin (Vcomp). When the Vcomp ramps up to the OLP threshold of 2.8V and continues over OLP delay time, the protection will be activated and then turn off the gate output to stop the switching of power circuit.

With the protection mechanism, the average input power will be minimized to remain the component temperature and stress within the safe operating area.




Fig. 16

Adjustable Over Current Compensation on FB Pin

For compensating the differential input current from high/low line conditions on current sensing resistor, LD5523K mirrors compensation current I_{OCP} from I_{FB} to

CS pin. The relationship of compensation current I_{OCP} and I_{FB} is expressed by following equation and shown in Fig. 17.

$$I_{OCP} = K \times I_{FB}$$

, where K = 0.75

K is the mirror current ratio of FB pin, and the I_{OCP} follows to the input voltage. When the V_{COMP} ramps up to the I_{OCP} threshold of 1.5V, the compensation current is added. The V_{COMP} hysteresis of I_{OCP} is 0.15V.

The compensation current I_{OCP} supplies an offset voltage by external resistor R_{OCP} , which is series between the current sensing resistor R_S and CS pin. By selecting a proper value of the resistor R_{OCP} in series with the CS pin, the amount of compensation can be adjusted.




Fig. 17

Output Short Circuit Protection (OSCP) - Auto Recovery

The OSCP function can prevent the damage from output short circuit. Once the output is shorted, Vo and Vcc drop immediately, which always reflects the auxiliary winding during the gate off region. Therefore, as V_{FB} is lower than 0.8V during gate off region, then the FB_UVP is triggered, and skips one cycle. According to the close loop control, COMP voltage will pull high in the meanwhile. If the VCOMP pulls higher than 2.8V over 13 ms and Vcc drops below 9.6V. At this time, the OSCP protection will be triggered and turn off the gate driving.



Brown-In / Brown-Out Protection (BNI/BNO) and Bulk Cap OVP - Auto Recovery

The LD5523K integrates the brown in/out and bulk cap protections and valley detection into FB pin. The auxiliary voltage reflects a proportional bulk voltage during the on time. Fix the internal current at the BNI and BNO, the BNI level could be set by modulating the FB divided resistors and auxiliary voltage, as shown in Fig. 18. For preventing the abnormal condition of line voltage to causing damage, BNO function is implemented, while turns off the gate signal after de-bounce time 75ms as BNO occurring, as shown in Fig. 19. The relationship of input voltage and BNI/BNO is expressed in following equation.

$$\begin{split} V_{DC_BNI} &= \frac{N_P}{N_a} \cdot I_{BNI} \cdot R_1 \\ V_{DC_BNO} &= \frac{N_P}{N_a} \cdot I_{BNO} \cdot R_1 \\ V_{DC_BULK_OVP} &= \frac{N_P}{N_a} \cdot I_{BULK_OVP} \cdot R_1 \end{split}$$

, where

V_{DC_BNI} is predicted BNI DC value of input voltage.

V_{DC_BNO} is predicted BNO DC value of input voltage.

 $V_{DC_BNULK_OVP}$ is predicted BULK OVP DC value of input voltage.

I_{BNI} is BNI trip current.

I_{BNO} is BNO trip current.

IBULK OVP is BULK OVP trip current.

N_p is turns ration of primary-side winding.

Na is turns ration of auxiliary winding.




Fig. 18




Fig. 19

Over Voltage Protection on FB Pin (FB OVP) - Auto Recovery

An output overvoltage protection is implemented in the LD5523K. The auxiliary winding voltage can be reflected from secondary winding, in which the FB pin voltage is proportional to output voltage during the gate off time. OVP is worked by sensing the auxiliary voltage via the divided resistors R2, referring to Fig. 18. The equation of FB OVP is shown as follows.

$$R_2 = \frac{R_1 \cdot V_{FB_OVP}}{V_a - V_{FB_OVP}}$$

$$V_a = \frac{N_a}{N_S} (V_O + V_F)$$

 $V_{\text{FB_OVP}}$ is the FB pin OVP trip voltage level. V_a is the auxiliary winding voltage which reflects from the forward voltage V_F of Schottky diode and output voltage V_O . N_S is turns ration of secondary-side winding.



If V_{FB} is greater than the FB OVP trip level, the internal counter starts counting 8 cycles, and then LD5523K goes to auto-recovery protection mode till the FB OVP status is defused.

Over Temperature Protection on CS Pin (CS **OTP) - Auto Recovery**

LD5523K is implemented over temperature protection on CS pin which senses voltage to determine NTC status during gate off region. As Vcs is greater than 0.5V and continues for 5.4ms, CS_OTP is triggered, than LD5523K is in auto recovery mode till the temperature drops to setting work condition.

Oscillator and Switching Frequency

The LD5523K is implemented with Frequency Swapping function which helps the power supply designers to both optimize EMI performance and lower system cost.

Secondary Diode Short Protection (SDSP) -**Auto Recovery**

The method that the LD5523K judges the logic of SDSP is described briefly as follows. When VCS is higher than 1.3V, it will reduce the frequency first, even the Ton < LEB+T_{PD}. When the count is up to 4 times, its gate will be turned-off, shown as Fig. 20.




Fig. 20

Green Mode Operation

By using the green-mode control, the switching frequency can be reduced under the light load condition. This feature helps to improve the efficiency in light load conditions. The green-mode control is Leadtrend Technology's own property.

Fault Protection


There are several critical protections integrated in the LD5523K to prevent from damage to the power supply. Those damages usually come from open or short conditions on the pins of LD5523K.


In case under such conditions listed below, the gate output will turn off immediately to protect the power circuit.

- CS pin floating 1.
- 2. COMP pin floating



Package Information SOT-26






Symbol	Dimension in Millimeters		Dimensi	ons in Inches
Symbol	Min	Max	Min	Max
Α	2.692	3.099	0.106	0.122
В	1.397	1.803	0.055	0.071
С		1.450		0.057
D	0.300	0.500	0.012	0.020
F	0.95 TYP		0.037 TYP	
Н	0.080	0.254	0.003	0.010
I	0.050	0.150	0.002	0.006
J	2.600	3.000	0.102	0.118
М	0.300	0.600	0.012	0.024
θ	0°	10°	0°	10°



Package Information

DIP-8



Symbol	Dimension	Dimension in Millimeters		ons in Inches
Cyllibo.	Min	Max	Min	Max
Α	9.017	10.160	0.355	0.400
В	6.096	7.112	0.240	0.280
С		5.334		0.210
D	0.356	0.584	0.014	0.023
Е	1.143	1.778	0.045	0.070
F	2.337	2.743	0.092	0.108
I	2.921	3.556	0.115	0.140
J	7.366	8.255	0.29	0.325
L	0.381		0.015	





Revision History

REV.	Date	Change Notice
00	05/16/2018	Original Specification
01	04/23/2019	Modify driving capability (33nF) and Fig 12.

Important Notice

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.