



1. Description

The KNX4820B-Channel enhancement mode silicon gate power MOSFET is designed for high voltage, high speed power switching applications such as high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology

2. Features

- n** Proprietary New Planar Technology
- n** $R_{DS(ON)}$,typ.=250m Ω @ $V_{GS}=10V$
- n** Low Gate Charge Minimize Switching Loss
- n** Fast Recovery Body Diode

3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source
4	Drain

4. Ordering Information

Part Number	Package	Brand
KNU4820B	TO-251	KIA
KND4820B	TO-252	KIA

5. Absolute maximum ratings

TC=25°C unless otherwise specified

Parameter	Symbol	Ratings	Unit
		TO251/TO252	
Drain-to-Source Voltage	V_{DSS}	200	V
Gate-to-Source Voltage	V_{GSS}	±20	
Continuous Drain Current	I_D	9.0	A
Pulsed Drain Current at VGS=10V	I_{DM}	36	
Single Pulse Avalanche Energy	E_{AS}	300	mJ
Power Dissipation	P_D	83	W
Derating Factor above 25°C		0.59	W/ °C
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	T_L	300	°C
Operating and Storage Temperature Range	T_J & T_{STG}	-55 to 150	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

6. Thermal characteristics

Parameter	Symbol	Ratings		Units
		TO251	TO252	
Thermal resistance, junction-ambient	R _{θJA}	75		°C/W
Thermal resistance, Junction-case	R _{θJC}	1.5		

7. Electrical characteristics

(T_J=25°C, unless otherwise notes)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Off characteristics						
Drain-source breakdown voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA	200	-	-	V
Drain-to-source Leakage Current	I _{DSS}	V _{DS} =200V ,V _{GS} =0V	-	-	1	μA
		V _{DS} =160 V _{GS} =0V T _C =125°C,	-	-	10	μA
Gate-body leakage current	I _{GSS}	V _{GS} =20V,V _{DS} =0V	-	-	+100	nA
		V _{GS} =-20V,V _{DS} =0V	-	-	-100	nA
On characteristics						
Static drain-source on-resistance	R _{DS(on)}	V _{GS} =10V,I _D =4.5A	-	250	300	mΩ
		V _{GS} =4.5V, I _D =4.5A	-	270	320	mΩ
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.0	-	3.0	V
Forward Transconductance	g _{fs}	V _{DS} =20V,I _D =9A	-	9.0	-	S
Dynamic characteristics						
Input capacitance	C _{iss}	V _{DS} =25V,V _{GS} =0V, f=1MHz	-	418	-	pF
Output capacitance	C _{oss}		-	94	-	pF
Reverse transfer capacitance	C _{rss}		-	55	-	pF
Total gate charge						
Turn-on delay time	t _{d(on)}	V _{DD} =100V,I _D =9.0A, V _{GS} =10V,R _G =12Ω	-	7.0	-	ns
Rise time	t _r		-	6.0	-	ns
Turn-off delay time	t _{d(off)}		-	20	-	ns
Fall time	t _f		-	6.0	-	ns
Total gate charge	Q _g	V _{DD} =100V,I _D =9.0A , V _{GS} =0 to10V	-	28	-	nC
Gate-source charge	Q _{gs}		-	12	-	nC
Gate-drain charge	Q _{gd}		-	2.0	-	nC
Drain-source diode characteristics						
Drain-source diode forward voltage	V _{SD}	V _{GS} =0V,I _s =9.0A	-	-	1.5	V
Continuous drain-source current ^[2]	I _{SD}	Integral pn-diode In MOSFET	-	-	9	A
Pulsed drain-source current ^[2]	I _{SM}		-	-	36	A
Reverse recovery time	t _{rr}	V _{GS} =0V,I _F =9.0A	-	238	-	ns
Reverse recovery charge	Q _{rr}	dI _F /dt=100A/μs	-	1.0	-	μC

Note: [1] T_J=+25 °C to +150 °C

[2] Pulse width≤380μs; duty cycle≤2%.

8. Typical Characteristics








Figure 6. Maximum Peak Current Capability




Figure 7. Typical Transfer Characteristics




Figure 8. Unclamped Inductive Switching Capability




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current




Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature




Figure 11. Typical Breakdown Voltage vs Junction Temperature




Figure 12. Typical Threshold Voltage vs Junction Temperature




Figure 13. Maximum Forward Bias Safe Operating Area




Figure 14. Typical Capacitance vs Drain-to-Source Voltage




Figure 15. Typical Gate Charge





Figure 16. Typical Body Diode Transfer Characteristics






Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3.1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms