# 2Pai Semi

## Enhanced ESD, 3.0 kV rms/6.0 kV rms **10Mbps Quad-Channel Digital Isolators**

π140M/π141M/π142M

## **Data Sheet**

#### **FEATURES**

Ultra low power consumption (1Mbps): 0.58mA/Channel High data rate:  $\pi$ 14xAxx: 600Mbps  $\pi$ 14xExx: 200Mbps  $\pi$ 14xMxx: 10Mbps  $\pi$ 14xUxx: 150kbps High common-mode transient immunity: 75 kV/µs typical High robustness to radiated and conducted noise Low propagation delay: 8 ns typical for 5 V operation 9 ns typical for 3.3 V operation **Isolation voltages:** π14xx3x: AC 3000Vrms π14xx6x: AC 6000Vrms High ESD rating: ESDA/JEDEC JS-001-2017 Human body model (HBM) ±8kV, all pins Safety and regulatory approvals (Pending): UL certificate number: E494497 3000Vrms/6000Vrms for 1 minute per UL 1577 CSA Component Acceptance Notice 5A VDE certificate number: 40047929 DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 V<sub>IORM</sub> = 707V peak/1200V peak CQC certification per GB4943.1-2011 3 V to 5.5 V level translation AEC-Q100 gualification Wide temperature range: -40°C to 125°C 16-lead, RoHS-compliant, SOIC\_N, SOIC\_W and SSOP package **APPLICATIONS** General-purpose multichannel isolation

Industrial field bus isolation

#### **GENERAL DESCRIPTION**

Rev.1

The  $\pi 1 \times 1 \times 1$  is a 2PaiSemi digital isolators product family that includes over hundreds of digital isolator products. By using maturated standard semiconductor CMOS technology and 2PaiSEMI *iDivider* technology, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators.

Intelligent voltage divider technology (*iDivider* technology) is a new generation digital isolator technology invented by 2PaiSEMI. It uses the principle of capacitor voltage divider to transmit voltage signal directly cross the isolator capacitor without signal modulation and demodulation.

available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 6.0 kV rms and the data rate from DC up to 600Mbps (see the Ordering Guide). The devices operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. The fail-safe state is available in which the outputs transition to a preset state when the input power supply is not applied. FUNCTIONAL BLOCK DIAGRAMS



Figure1. π140xxx/π141xxx/π142xxx functional Block Diagram



Figure 2. *π*140x3x Typical Application Circuit

Information furnished by 2Pai semi is believed to be accurate and reliable. However, no responsibility is assumed by 2Pai semi for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of 2Pai semi.

Trademarks and registered trademarks are the property of their respective owners.

Room 308-309. No.22. Boxia Road. Pudong New District. Shanghai. 201203. China 021-50850681 2Pai Semiconductor Co., Limited, All rights reserved. http://www.rpsemi.com/

## π140Μ/π141Μ/π142Μ

## **PIN CONFIGURATIONS AND FUNCTIONS**

#### **π140Mxx** Pin Function Descriptions

Pin No.	Name	Description
1	VDD1	Supply Voltage for Isolator Side 1.
2	$GND_1$	Ground 1. This pin is the ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	VIB	Logic Input B.
5	Vic	Logic Input C.
6	VID	Logic Input D.
7	NC	No connect.
8	$GND_1$	Ground 1. This pin is the ground reference for Isolator Side 1.
9	GND <sub>2</sub>	Ground 2. This pin is the ground reference for Isolator Side 2.
10	NC /EN2	No connect for $\pi$ 140M3X. Output enable for $\pi$ 140M6X. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.
11	Vod	Logic Output D.
12	Voc	Logic Output C.
13	Vob	Logic Output B.
14	VOA	Logic Output A.
15	$GND_2$	Ground 2. This pin is the ground reference for Isolator Side 2.
16	Vdd2	Supply Voltage for Isolator Side 2.



Figure 3  $\pi$ 140Mxx Pin Configuration

#### $\pi$ 141Mxx Pin Function Descriptions

-		supp./ subgererations	
<b>π141Mxx</b> ]	Pin Functio	on Descriptions	
Pin No.	Name	Description	
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.	
2	GND1	Ground 1. This pin is the ground reference for Isolator Side 1.	
3	VIA	Logic Input A.	
4	VIB	Logic Input B.	
5	Vic	Logic Input C.	
6	Vod	Logic Output D.	
7	NC/EN1	No connect for $\pi$ 141M3X.	NC
		Output enable 1 for $\pi$ 141M6X. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance	
	CNID	state when EN1 is low.	
8	GND <sub>1</sub>	Ground 1. This pin is the ground reference for Isolator Side 1.	
9	GND <sub>2</sub>	Ground 2. This pin is the ground reference for Isolator Side 2.	
10	NC/EN2	No connect for $\pi$ 141M3X.	
		Output enable 2 for $\pi$ 141M6X. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.	
11	VID	Logic Input D.	
12	Voc	Logic Output C.	
13	Vob	Logic Output B.	
14	Voa	Logic Output A.	
15	$GND_2$	Ground 2. This pin is the ground reference for Isolator Side 2.	
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2.	



Figure 4.  $\pi 141 Mxx$  Pin Configuration

## π140Μ/π141Μ/π142Μ

#### $\pi$ 142Mxx Pin Function Descriptions

Pin No.	Name	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.
2	$GND_1$	Ground 1. This pin is the ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	VIB	Logic Input B.
5	Voc	Logic Output C.
6	Vod	Logic Output D.
7	NC/EN1	No connect for $\pi$ 142M3X. Output enable 1 for $\pi$ 142M6X. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.
8	$GND_1$	Ground 1. This pin is the ground reference for Isolator Side 1.
9	GND <sub>2</sub>	Ground 2. This pin is the ground reference for Isolator Side 2.
10	NC/EN2	No connect for $\pi$ 142M3X. Output enable 2 for $\pi$ 142M6X. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.
11	Vid	Logic Input D.
12	Vic	Logic Input C.
13	Vob	Logic Output B.
14	Voa	Logic Output A.
15	GND <sub>2</sub>	Ground 2. This pin is the ground reference for Isolator Side 2.
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2.



Figure 5.  $\pi$ 142Mxx Pin Configuration

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 1. Absolute Maximum Ratings<sup>4</sup>

Parameter	Rating
Supply Voltages (V <sub>DD1</sub> -GND <sub>1</sub> , V <sub>DD2</sub> -GND <sub>2</sub> )	–0.5 V to +7.0 V
Input Voltages (V <sub>IA</sub> , V <sub>IB</sub> ) <sup>1</sup>	-0.5 V to V <sub>DDx</sub> + 0.5 V
Output Voltages (V <sub>OA</sub> , V <sub>OB</sub> ) <sup>1</sup>	-0.5 V to V <sub>DDx</sub> + 0.5 V
Average Output Current per $Pin^2$ Side 1 Output Current ( $I_{O1}$ )	-10 mA to +10 mA
Average Output Current per Pin <sup>2</sup> Side 2 Output Current ( $I_{O2}$ )	-10 mA to +10 mA
Common-Mode Transients Immunity <sup>3</sup>	–150 kV/µs to +150 kV/µs
Storage Temperature (T <sub>ST</sub> ) Range	-65°C to +150°C
Ambient Operating Temperature $(T_A)$ Range	-40°C to +125°C

Notes:

 $^1\,V_{\text{DDx}}$  is the side voltage power supply V\_DD, where x = 1 or 2.

<sup>2</sup> See Figure 6 for the maximum rated current values for various temperatures.

<sup>3</sup> See Figure 19 for Common-mode transient immunity (CMTI) measurement.

<sup>4</sup> Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## **RECOMMENDED OPERATING CONDITIONS**

#### **Table 2. Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>DDx</sub> <sup>1</sup>	3		5.5	V
High Level Input Signal Voltage	V <sub>IH</sub>	$0.7^*V_{DDx}^{1}$		$V_{DDx}^{1}$	v
Low Level Input Signal Voltage	V <sub>IL</sub>	0		$0.3^{*}V_{DDx}^{1}$	V
High Level Output Current	Іон	-6			mA
Low Level Output Current	Iol			6	mA
Maximum Data Rate		0		10	Mbps
Junction Temperature	TJ	-40		150	°C
Ambient Operating Temperature	T <sub>A</sub>	-40		125	°C

Notes:

 $^{1}$  V<sub>DDx</sub> is the side voltage power supply V<sub>DD</sub>, where x = 1 or 2.

## **Truth Tables**

#### **Table 3.** π140M3x/π141M3x/π142M3x **Truth Table**

V <sub>Ix</sub> Input <sup>1</sup>	V <sub>DDI</sub> State <sup>1</sup>	V <sub>DDO</sub> State <sup>1</sup>	Default Low Vox Output <sup>1</sup>	Default High Vox Output <sup>1</sup>	Test Conditions /Comments
Low	Powered <sup>2</sup>	Powered <sup>2</sup>	Low	Low	Normal operation
High	Powered <sup>2</sup>	Powered <sup>2</sup>	High	High	Normal operation
Open	Powered <sup>2</sup>	Powered <sup>2</sup>	Low	High	Default output
Don't Care <sup>4</sup>	Unpowered <sup>3</sup>	Powered <sup>2</sup>	Low	High	Default output⁵
Don't Care <sup>4</sup>	Powered <sup>2</sup>	Unpowered <sup>3</sup>	High Impedance	High Impedance	

Notes:

<sup>1</sup>V<sub>ix</sub>/V<sub>0x</sub> are the input/output signals of a given channel (A or B). V<sub>DDI</sub>/V<sub>DDO</sub> are the supply voltages on the input/output signal sides of this given channel.

<sup>2</sup> Powered means V<sub>DDx</sub>≥ 2.9 V

<sup>3</sup> Unpowered means V<sub>DDx</sub> < 2.3V

 $^{4}$  Input signal (V<sub>Ix</sub>) must be in a low state to avoid powering the given V<sub>DDI</sub> $^{1}$  through its ESD protection circuitry.

<sup>5</sup> If the V<sub>DDI</sub> goes into unpowered status, the channel outputs the default logic signal after around 1us. If the V<sub>DDI</sub> goes into powered status, the channel outputs the input status logic signal after around 1us.

**Table 4.**  $\pi 140M6x/\pi 141M6x/\pi 142M6x$  **Truth Table** 

V <sub>Ix</sub> Input <sup>1</sup>	EN1 /2 State	VDDI State <sup>1</sup>	V Statal	Default Low	Default High	Test Conditions
vix input-	EN1/2 State	V <sub>DDI</sub> State <sup>1</sup> V <sub>DDO</sub> State <sup>1</sup>		Vox Output <sup>1</sup>	Vox Output <sup>1</sup>	/Comments
Low	High or NC	Powered <sup>2</sup>	Powered <sup>2</sup>	Low	Low	Normal operation
High	High or NC	Powered <sup>2</sup>	Powered <sup>2</sup>	High	High	Normal operation
Don't Care <sup>4</sup>	L	Powered <sup>2</sup>	Powered <sup>2</sup>	High Impedance	High Impedance	Disabled
Open	High or NC	Powered <sup>2</sup>	Powered <sup>2</sup>	Low	High	Default output⁵
Don't Care <sup>4</sup>	High or NC	Unpowered <sup>3</sup>	Powered <sup>2</sup>	Low	High	Default output⁵
Don't Care <sup>4</sup>	L	Unpowered <sup>3</sup>	Powered <sup>2</sup>	High Impedance	High Impedance	
Don't Care <sup>4</sup>	Don't Care <sup>4</sup>	Powered <sup>2</sup>	Unpowered <sup>3</sup>	High Impedance	High Impedance	

Notes:

<sup>1</sup>V<sub>Ix</sub>/V<sub>Ox</sub> are the input/output signals of a given channel (A or B). V<sub>DDI</sub>/V<sub>DDO</sub> are the supply voltages on the input/output signal sides of this given channel.

<sup>2</sup>Powered means  $V_{DDx} \ge 2.9 V$ 

 $^{3}$ Unpowered means V<sub>DDx</sub> < 2.3V

 $^4$ Input signal (V\_{lx}) must be in a low state to avoid powering the given  $V_{\text{DDI}^1}$  through its ESD protection circuitry.

<sup>5</sup>If the V<sub>DDI</sub> goes into unpowered status, the channel outputs the default logic signal after around 1us. If the V<sub>DDI</sub> goes into powered status, the channel outputs the input status logic signal after around 1us.

## **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS**

#### Table 5. Switching Specifications

 $V_{DD1}$  -  $V_{GND1} = V_{DD2}$  -  $V_{GND2} = 3.3V_{DC} \pm 10\%$  or  $5V_{DC} \pm 10\%$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Minimum Pulse Width	PW			100	ns	Within pulse width distortion (PWD) limit
Maximum Data Rate		10			Mbps	Within PWD limit
Propagation Delay Time <sup>1,4</sup>	tpнL, tpLH	5.5	8	12.5	ns	The different time between 50% input signal to 50% output signal 50% @ 5V <sub>DC</sub> supply
		6.5	9	13.5	ns	@ 3.3V <sub>DC</sub> supply
Pulse Width Distortion <sup>4</sup>	PWD	0	0.3	0.8	ns	The max different time between $t_{\text{pHL}}$ and $t_{\text{pLH}}$ @ $5V_{\text{DC}}$ supply. And The value is $\mid t_{\text{pHL}}$ - $t_{\text{pLH}}\mid$
		0	0.3	0.8	ns	@ 3.3V <sub>DC</sub> supply
Part to Part Propagation Delay Skew⁴	tрsk			1	ns	The max different propagation delay time between any two devices at the same temperature, load and voltage @ 5V <sub>DC</sub> supply
				1	ns	@ 3.3V <sub>DC</sub> supply
Channel to Channel Propagation Delay Skew <sup>4</sup>	tсsк		0	1	ns	The max amount propagation delay time differs between any two output channels in the single device @ 5V <sub>DC</sub> supply.
			0	0.8	ns	@ 3.3V <sub>DC</sub> supply
Output Signal Rise/Fall Time <sup>4</sup>	t <sub>r</sub> /t <sub>f</sub>	.D	1.5		ns	10% to 90% signal terminated 50 $\Omega_{,}~$ See figure15.
Dynamic Input Supply Current per Channel	Iddi (d)	16)	9		μA /Mbps	Inputs switching, 50% duty cycle square wave, CL = 0 pF @ $5V_{DC}$ Supply
Dynamic Output Supply Current per Channel	Iddo (d)		38		μA /Mbps	Inputs switching, 50% duty cycle square wave, CL = 0 pF @ $5V_{DC}Supply$
Dynamic Input Supply Current per Channel	DDI (D)		5		μA /Mbps	Inputs switching, 50% duty cycle square wave, CL = 0 pF @ $3.3V_{\rm DC}Supply$
Dynamic Output Supply Current per Channel	Iddo (d)		23		μA /Mbps	Inputs switching, 50% duty cycle square wave, CL = 0 pF @ $3.3V_{DC}Supply$
Common-Mode Transient Immunity <sup>3</sup>	СМТІ		75		kV/μs	$V_{IN} = V_{DDx}^2 \text{ or } 0V, V_{CM} = 1000 V$
Jitter			120		ps p-p	See the Jitter Measurement section
			20		ps rms	See the Jitter Measurement section
ESD(HBM - Human body model)	ESD		±8		kV	All pins

Notes:

 $^1\,t_{\text{pLH}}$  = low-to-high propagation delay time,  $t_{\text{pHL}}$  = high-to-low propagation delay time. See figure 16.

 $^{2}$  V<sub>DDx</sub> is the side voltage power supply V<sub>DD</sub>, where x = 1 or 2.

<sup>3</sup> See Figure 19 for Common-mode transient immunity (CMTI) measurement.

 $^4$  Output Signal Terminated 50  $\Omega.$ 

#### Table 6. DC Specifications

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 V_{DC} \pm 10\% \text{ or } 5V_{DC} \pm 10\%, T_A = 25^{\circ}C, \text{ unless otherwise noted.}$ 

	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Rising Input Signal Voltage Threshold	V <sub>IT+</sub>		0.6*V <sub>DDx</sub> <sup>1</sup>	$0.7^*V_{DDx}^1$	V	

Falling Input Signal Voltage Threshold	V <sub>IT-</sub>	$0.3* V_{DDX}^{1}$	$0.4* V_{DDX}^{1}$		V	
High Level Output Voltage	Voh 1	V <sub>DDx</sub> - 0.1	V <sub>DDx</sub>		V	–20 μA output current
		V <sub>DDx</sub> - 0.2	V <sub>DDx</sub> - 0.1		V	-2 mA output current
Low Level Output Voltage	Vol		0	0.1	V	20 μA output current
			0.1	0.2	V	2 mA output current
Input Current per Signal Channel	I <sub>IN</sub>	-10	0.5	10	μΑ	$0~V \leqslant Signal ~voltage \leqslant V_{DDX}{}^1$
V <sub>DDx</sub> <sup>1</sup> Undervoltage Rising Threshold	VDDxUV+	2.45	2.65	2.9	V	
V <sub>DDx</sub> <sup>1</sup> Undervoltage Falling Threshold	Vddxuv-	2.3	2.5	2.75	V	
V <sub>DDx</sub> <sup>1</sup> Hysteresis	VDDxUVH		0.15		V	

Notes:

 $^1\,V_{\text{DDx}}$  is the side voltage power supply V\_DD, where x = 1 or 2.

#### **Table 7. Quiescent Supply Current**

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 V_{DC} \pm 10\% \text{ or } 5V_{DC} \pm 10\%, T_A = 25^{\circ}C, C_L = 0 \text{ pF, unless otherwise noted.}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
	DD1 (Q)	128	160	208	μA	0V Input signal
-140Man Orierant Sumply Comment @ 5M Sumply	DD2 (Q)	1562	1952	2538	μΑ	0V Input signal
$\pi$ 140Mxx Quiescent Supply Current @ 5V <sub>DC</sub> Supply	DD1 (Q)	315	394	512	μΑ	5V Input signal
	DD2 (Q)	1477	1846	2400	μΑ	5V Input signal
	IDD1 (Q)	126	158	205	μΑ	0V Input signal
	Idd2 (Q)	1544	1930	2509	μA	0V Input signal
@ 3.3V <sub>DC</sub> Supply	IDD1 (Q)	232	290	377	μA	3.3V Input signal
	IDD2 (Q)	1418	1772	2304	μA	3.3V Input signal
	DD1 (Q)	483	604	785	μA	0V Input signal
τ141Mxx Quiescent Supply Current @ 5V <sub>DC</sub> Supply	DD2 (Q)	1200	1500	1950	μA	0V Input signal
	DD1 (Q)	594	742	965	μA	5V Input signal
	Idd2 (Q)	1174	1468	1908	μΑ	5V Input signal
	Idd1 (Q)	478	597	776	μΑ	0V Input signal
	Idd2 (Q)	1186	1483	1928	μΑ	0V Input signal
@ 3.3V <sub>DC</sub> Supply	DD1 (Q)	524	655	852	μΑ	3.3V Input signal
	DD2 (Q)	1117	1396	1815	μΑ	3.3V Input signal
	Idd1 (Q)	838	1048	1362	μA	0V Input signal
$\pi$ 142Mxx Quiescent Supply Current @ 5V <sub>DC</sub> Supply	DD2 (Q)	838	1048	1362	μΑ	0V Input signal
142Mixx Quiescent Suppry Current @ 5VBC Suppry	DD1 (Q)	872	1090	1417	μΑ	5V Input signal
	DD2 (Q)	872	1090	1417	μA	5V Input signal
	DD1 (Q)	829	1036	1347	μΑ	0V Input signal
@ 3.3V <sub>DC</sub> Supply	DD2 (Q)	829	1036	1347	μΑ	0V Input signal
© 5.5 v bc Suppry	DD1 (Q)	816	1020	1326	μΑ	3.3V Input signal
	DD2 (Q)	816	1020	1326	μA	3.3V Input signal

#### Table 8. Total Supply Current vs. Data Throughput (CL = 0 pF)

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 V_{DC} \pm 10\% \text{ or } 5V_{DC} \pm 10\%, T_A = 25^{\circ}C, C_L = 0 \text{ pF, unless otherwise noted.}$ 

## $\pi 140M/\pi 141M/\pi 142M$

Parameter	Symbol	150 Kbps			1 Mbps						
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
=140May Supply Surront @EV	DD1		0.28	0.42		0.30	0.45		0.48	0.72	mA
$\pi$ 140Mxx Supply Current @5V <sub>DC</sub>	DD2		1.90	2.85		2.04	3.06		3.52	5.28	mA
@ 3.3V <sub>DC</sub>	IDD1		0.22	0.33		0.24	0.36		0.36	0.54	mA
	DD2		1.86	2.79		1.94	2.91		2.86	4.29	mA
	IDD1		0.68	1.02		0.73	1.10		1.21	1.82	mA
$\pi$ 141Mxx Supply Current @5V <sub>DC</sub>	DD2		1.49	2.24		1.60	2.40		2.73	4.10	mA
@ 2 3V	DD1		0.63	0.95		0.66	0.99		0.95	1.43	mA
@ 3.3V <sub>DC</sub>	DD2		1.45	2.18		1.51	2.27		2.20	3.30	mA
#142May Supply Surront @EV	DD1		1.08	1.62		1.16	1.74		1.94	2.91	mA
$\pi$ 142Mxx Supply Current @5V <sub>DC</sub>	DD2		1.08	1.62		1.16	1.74		1.94	2.91	mA
@ 3.3V <sub>DC</sub>	DD1		1.04	1.56		1.08	1.62		1.54	2.31	mA
@ 3.3V <sub>DC</sub>	DD2		1.04	1.56		1.08	1.62		1.54	2.31	mA

#### INSULATION AND SAFETY RELATED SPECIFICATIONS

 Table 9. Insulation Specifications

Parameter	Symbol	Value		Unit	Test Conditions/Comments
Falameter	π14xM3x π14xM6x		Test conditions/comments		
Rated Dielectric Insulation Voltage		3000	6000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L (CLR)	4	8	mm min	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L (CRP)	4	28P	mm min	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)	Ľ	11	21	μm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	СТІ	>400	>400	v	DIN IEC 112/VDE 0303 Part 1
Material Group		Ш	Ш		Material Group (DIN VDE 0110, 1/89, Table 1)

#### PACKAGE CHARACTERISTICS

#### Table 10. Package Characteristics

Devenuenten	Gunahal	Туріса	l Value	11	Test Conditions/Comments	
Parameter	Symbol	π14xM3x	π14xM6x	Unit		
Resistance (Input to Output) <sup>1</sup>	Rı-o	10 11	10 11	Ω		
Capacitance (Input to Output) <sup>1</sup>	CI-O	0.6	0.6	рF	@1MHz	
Input Capacitance <sup>2</sup>	Cı	3	3	pF	@1MHz	
IC Junction to Ambient Thermal Resistance	Αιθ	100	45	°C/W	Thermocouple located at center of package underside	

Notes:

<sup>1</sup>The device is considered a 2-terminal device; SOIC-16 Pin 1 - Pin 8(WSOIC-16 Pin 1-Pin8 and SSOP16 Pin 1-Pin8) are shorted together as the one terminal, and SOIC-16 Pin 9- Pin 16(WSOIC-16 Pin 9-Pin16 and SSOP16 Pin 9-Pin16) are shorted together as the other terminal.

<sup>2</sup>Testing from the input signal pin to ground.

#### **REGULATORY INFORMATION**

See Table 11 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross isolation waveforms and insulation levels.

#### Table11. Regulatory

Regulatory	π14xM3x	π14xM6x		
UL	Recognized under UL 1577	Recognized under UL 1577 Component Recognition Program <sup>1</sup>		
	Component Recognition Program <sup>1</sup>			
	Single Protection, 3000 V rms Isolation Voltage	Single Protection, 6000 V rms Isolation Voltage		
	File (E494497)	File (pending)		
CSA	Approved under CSA Component Acceptance Notice 5A	Approved under CSA Component Acceptance Notice 5A		
	CSA 60950-1-07+A1+A2 and	CSA 60950-1-07+A1+A2 and		
	IEC 60950-1, second edition, +A1+A2:	IEC 60950-1, second edition, +A1+A2:		
	Basic insulation at 500Vrms (707Vpeak)	Basic insulation at 845Vrms (1200Vpeak)		
	Reinforced insulation at 250 V rms	Reinforced insulation at422V rms		
	(353 V peak)	(600V peak)		
	File (pending)	File (pending)		
VDE	DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 <sup>2</sup>	DIN V VDE V 0884-10 (VDE V 0884-10):2006-122		
	Basic insulation, $V_{IORM}$ = 707 V peak, $V_{IOSM}$ = 4615 V peak	Basic insulation, $V_{IORM}$ = 1200Vpeak, $V_{IOSM}$ = 7000V peak		
		Reinforced insulation, V <sub>IORM</sub> =600V peak		
	File (40047929)	File (pending)		
CQC	Certified under	Certified under		
	CQC11-471543-2012	CQC11-471543-2012		
	GB4943.1-2011	GB4943.1-2011		
	Basic insulation at 500 V rms (707 V peak) working voltage	Basic insulation at 845V rms (1200V peak) working voltage		
	Reinforced insulation at	Reinforced insulation at		
	250 V rms (353 V peak)	422V rms (600V peak)		
	File (pending)	File (pending)		

Notes:

<sup>1</sup> In accordance with UL 1577, each  $\pi$ 140M3x/ $\pi$ 141M3x/ $\pi$ 142M3x is proof tested by applying an insulation test voltage  $\geq$  3600 V rms for 1 sec; each

 $\pi$ 140M6x/ $\pi$ 141M6x/ $\pi$ 142M6x is proof tested by applying an isulation test voltage  $\geq$  7200 V rms for 1 sec

<sup>2</sup> In accordance with DIN V VDE V 0884-10, each  $\pi$ 140M3x/ $\pi$ 141M3x/ $\pi$ 142M3x is proof tested by applying an insulation test voltage  $\geq$  1326 V peak for 1 sec (partial discharge detection limit = 5 pC); each  $\pi$ 140M6x/ $\pi$ 141M6x/ $\pi$ 142M6x is proof tested by  $\geq$  2250V peak for 1 sec. The marking branded on the component designates DIN V VDE V 0884-10 approval.

#### DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data. The marking on packages denotes DIN V VDE V 0884-10 approval.

#### Table 12. VDE Insulation Characteristics

Description	Test Conditions (Comments	Gunahal	Charac	11	
Description	Test Conditions/Comments	Symbol	π14xM3x	π14xM6x	Unit
Installation Classification per DIN VDE 0110					
For Rated Mains Voltage $\leqslant$ 150 V rms			l to IV	l to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	l to III	
For Rated Mains Voltage ≤ 400 V rms			l to III	l to III	
Climatic Classification			40/105/21	40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	2	
Maximum Working Insulation Voltage		VIORM	707	1200	V peak

## Data Sheet π140M/π141M/π142M

Input to Output Test Voltage, Method B1 Input to Output Test Voltage, Method A	$V_{IORM} \times 1.875 = V_{pd (m)}$ , 100% production test, tini = t <sub>m</sub> = 1 sec, partial discharge < 5 pC	Vpd (m)	1326	2250	V peak
After Environmental Tests Subgroup 1	$\label{eq:VIORM} \begin{array}{l} V_{IORM} \times 1.5 = V_{pd(m)},  t_{ini} = 60 \; sec, \; t_m = 10 \\ sec, \; partial \; discharge < 5 \; pC \end{array}$	Vpd (m)	1061	1800	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{\text{IORM}} \times 1.2 = V_{\text{pd (m)}}, t_{\text{ini}} = 60 \text{ sec, } t_{\text{m}} = 10$ sec, partial discharge < 5 pC		849	1440	V peak
Highest Allowable Overvoltage		VIOTM	4200	8500	V peak
Surge Isolation Voltage Basic	Basic insulation, 1.2 μs rise time, 50 μs, 50% fall time	VIOSM	4615	7000	V peak
Surge Isolation Voltage Reinforced	Reinforced insulation, 1.2 μs rise time, 50 μs, 50% fall time	VIOSM			V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 6)				
Maximum Junction Temperature		Ts	150	150	°C
Total Power Dissipation at 25°C		Ps	1.56	2.78	w
Insulation Resistance at T <sub>s</sub>	V <sub>IO</sub> = 800 V	Rs	>109	>109	Ω

 $\pi$ 14xM3x





150

200

Figure 6. Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per VDE





Figure9 π140Mxx Quiescent Supply Current with 3.3V Supply vs.Free-Air Temperature



Figure 11 π141Mxx Quiescent Supply Current with 3.3V Supply vs.Free-Air Temperature



Figure 13 #142Mxx Quiescent Supply Current with 3.3V Supply vs.Free-Air Temperature



Figure10 π140Mxx Quiescent Supply Current with 5V Supply vs. Free-Air Temperature



Figure 12 π141Mxx Quiescent Supply Current with 5V Supply vs. Free-Air Temperature



Figure 14 π142Mxx Quiescent Supply Current with 5V Supply vs. Free-Air Temperature





Figure 15. Transition time waveform measurement

Figure16. Propagation delay time waveform measurement

(HK) 2Pai Semi

## $\pi$ 140M/ $\pi$ 141M/ $\pi$ 142M

## **APPLICATIONS INFORMATION**

#### **OVERVIEW**

The  $\pi 1$ xxxxx are 2PaiSemi digital isolators product family based on 2PaiSEMI unique *iDivider* technology. Intelligent voltage **Divider** technology (*iDivider* technology) is a new generation digital isolator technology invented by 2PaiSEMI. It uses the principle of capacitor voltage divider to transmit signal directly cross the isolator capacitor without signal modulation and demodulation. Compare to the traditional Opto-couple technology, icoupler technology, OOK technology, *iDivider* is a more essential and concise isolation signal transmit technology which leads to greatly simplification on circuit design and therefore significantly improves device performance, such as lower power consumption, faster speed, enhanced antiinterference ability, lower noise.

By using maturated standard semiconductor CMOS technology and the innovative *i***Divider** design, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators. The  $\pi 1 \times \times \times \times$  isolator data channels are independent and are available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 6.0 kV rms and the data rate from DC up to 600Mbps (see the Ordering Guide).

The  $\pi 140Mxx/\pi 141Mxx/\pi 142Mxx$  are the outstanding 10Mbps quad-channel digital isolators with the enhanced ESD capability. the devices transmit data across an isolation barrier by layers of silicon dioxide isolation.

The devices operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, offering voltage translation of 3.3 V, and 5 V logic.

The  $\pi 140Mxx/\pi 141Mxx/\pi 142Mxx$  have very low propagation delay and high speed. The input/output design techniques allow logic and supply voltages over a wide range from 3.0 V to 5.5 V, offering voltage translation of 3.3 V and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference.

See the Ordering Guide for the model numbers that have the failsafe output state of low or high.

#### PCB LAYOUT

The low-ESR ceramic bypass capacitors must be connected between  $V_{DD1}$  and  $GND_1$  and between  $V_{DD2}$  and  $GND_2$ . The bypass capacitors are placed on the PCB as close to the isolator device as possible. The recommended bypass capacitor value is between 0.1  $\mu$ F and 10  $\mu$ F. To enhance the robustness of a design,



Figure 17. Recommended Printed Circuit Board Layout

the user may also include resistors (50–300  $\Omega$ ) in series with the inputs and outputs if the system is excessively noisy.

Avoid reducing the isolation capability, Keep the space underneath the isolator device free from metal such as planes, pads, traces and vias.

To minimize the impedance of the signal return loop, keep the solid ground plane directly underneath the high-speed signal path, the closer the better. The return path will couple between the nearest ground plane to the signal path. Keep suitable trace width for controlled impedance transmission lines interconnect.

To reduce the rise time degradation, keep the length of input/output signal traces as short as possible, and route low inductance loop for the signal path and It's return path.

#### JITTER MEASUREMENT

The eye diagram shown in the figure18 provides the jitter measurement result for the  $\pi 140Mxx/\pi 141Mxx/\pi 142Mxx$ . The Keysight 81160A pulse function arbitrary generator works as the data source for the  $\pi 140Mxx/\pi 141Mxx/\pi 142Mxx$ , which generates 100Mbps pseudo random bit sequence (PRBS). The Keysight DSOS104A digital storage oscilloscope captures the  $\pi 140Mxx/\pi 141Mxx/\pi 142Mxx$  output waveform and recoveries the eye diagram with the SDA tools and eye diagram analysis tools. The result shows a typical measurement 120ps p-p jitter.



*Figure18. π*140*Mxx/π*141*Mxx/π*142*Mxx Eye Diagram* 

#### **CMTI MEASUREMENT**

To measure the Common-Mode Transient Immunity (CMTI) of  $\pi 1 x x x x$  isolator under specified common-mode pulse magnitude (V<sub>CM</sub>) and specified slew rate of the common-mode pulse (dV<sub>CM</sub>/dt) and other specified test or ambient conditions, The common-mode pulse generator (G<sub>1</sub>) will be capable of providing



Figure19. Common-mode transient immunity (CMTI) measurement

## π140Μ/π141Μ/π142Μ

fast rising and falling pulses of specified magnitude and duration of the common-mode pulse (V<sub>CM</sub>) and the maximum commonmode slew rates (dV<sub>CM</sub>/dt) can be applied to  $\pi 1xxxxx$  isolator coupler under measurement. The common-mode pulse is applied

## **OUTLINE DIMENSIONS**

between one side ground GND1 and the other side ground GND2 of  $\pi 1 x x x x$  isolator and shall be capable of providing positive transients as well as negative transients.



Figure 21. 16-Lead Wide Body Outline Package [16-Lead SOIC\_W]







Course 1 1	Dimensions In	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	1.350	1.750	0.053	0.069	
A1	0.100	0.250	0.004	0.010	
A2	1.350	1.550	0.053	0.061	
ь	0.200	0.300	0.008	0.012	
с	0.170	0.250	0.007	0.010	
D	4.700	5.100	0.185	0.200	
Е	3.800	4.000	0.150	0.157	
E 1	5.800	6.200	0.228	0.244	
е	0.635	(BSC)	0.025	(BSC)	
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0 °	8°	

Figure22. 16-Lead SSOP Outline Package [SSOP16]

## **REEL INFORMATION**

16-Lead SOIC\_N





## π140Μ/π141Μ/π142Μ

**Data Sheet** 

#### 16-Lead SOIC\_W





Items	Size(mm)
E	1.75±0.10
F	7.50±0.05
P2	2.00±0.05
D	1.55±0.05
D1	1.5±0.10
PO	4.00±0.10
10P0	40.00±0.20

2Pai Semi

Items	Size(mm)
W	16.00±0.30
Р	12.00±0.10
A0	10.90±0.10
BO	10.80±0.10
KO	3.00±0.10
t	0.30±0.05
K1	2.70±0.10
θ	5° TYP

#### 16-Lead SSOP





Section A-A'





## **ORDERING GUIDE**

Mode	l Name	Temperature Range	No. of Input s, V <sub>DD1</sub> Side	No. of Inputs , V <sub>DD2</sub> Side	Withstan d Voltage Rating (kV rms)	Fail- Safe Outpu t State	Package Description	Package Option	Quantity
π140M31	Pai140M31	–40°C to +125°C	4	0	3	High	16-Lead SOIC_N	S-16-N	2500 per reel
π140M30	Pai140M30	–40°C to +125°C	4	0	3	Low	16-Lead SOIC_N	S-16-N	2500 per reel
π141M31	Pai141M31	–40°C to +125°C	3	1	3	High	16-Lead SOIC_N	S-16-N	2500 per reel
π141M30	Pai141M30	–40°C to +125°C	3	1	3	Low	16-Lead SOIC_N	S-16-N	2500 per reel
π142M31	Pai142M31	–40°C to +125°C	2	2	3	High	16-Lead SOIC_N	S-16-N	2500 per reel
π142M30	Pai142M30	–40°C to +125°C	2	2	3	Low	16-Lead SOIC_N	S-16-N	2500 per reel
π140M61	Pai140M61	–40°C to +125°C	4	0	6	High	16-Lead SOIC_W	S-16-W	1500 per reel
π140M60	Pai140M60	–40°C to +125°C	4	0	6	Low	16-Lead SOIC_W	S-16-W	1500 per reel
π141M61	Pai141M61	–40°C to +125°C	3	1	6	High	16-Lead SOIC_W	S-16-W	1500 per reel
π141M60	Pai141M60	–40°C to +125°C	3	1	6	Low	16-Lead SOIC_W	S-16-W	1500 per reel
π142M61	Pai142M61	–40°C to +125°C	2	2	6	High	16-Lead SOIC_W	S-16-W	1500 per reel
π142M60	Pai142M60	–40°C to +125°C	2	2	6	Low	16-Lead SOIC_W	S-16-W	1500 per reel
π140M31S	Pai140M31S	-40°C to +125°C	4	0	3	High	16-Lead SSOP	SSOP16	4000 per reel
π140M30S	Pai140M30S	–40°C to +125°C	4	0	3	Low	16-Lead SSOP	SSOP16	4000 per reel
π141M31S	Pai141M31S	-40°C to +125°C	3	1	3	High	16-Lead SSOP	SSOP16	4000 per reel
π141M30S	Pai141M30S	–40°C to +125°C	3	1	3	Low	16-Lead SSOP	SSOP16	4000 per reel
π142M31S	Pai142M31S	-40°C to +125°C	2	2	3	High	16-Lead SSOP	SSOP16	4000 per reel
π142M30S	Pai142M30S	-40°C to +125°C	2	2	3	Low	16-Lead SSOP	SSOP16	4000 per reel
Notes:	1 01142101303	+0 C 10 + 123 C				LUW	10-Lead 350F	3301 10	

 $^{1}\pi$ 14xxxxQ special for Auto, gualified for AEC-Q100

## PART NUMBER NAMED RULE



Notes: Pai14xxxx is equals to  $\pi 14xxxx$  in the customer BOM

## **REVISION HISTORY**

## **π140M/π141M/π142M**

Revision	Updated	Date	Page	Change Record
1	Victory	2018/09/20	All	Initial version
2	Victory	2018/11/28	P1,P11	Changed C <sub>IN</sub> , C <sub>OUT</sub> in Figure2 from 0.1uF to 1uF. Changed the recommended bypass capacitor value from between 0.1 $\mu$ F and 1 $\mu$ F to between 0.1 $\mu$ F and 10 $\mu$ F.
3	Devin	2019/09/08	P1,P7,P11 ,P13,P14, P15	<ul> <li>P1: Changed the address from 'Room 19307, Building 8, No.498, GuoShouJing Road' to 'Room 308-309, No.22, Boxia Road'; Changed '(W)SOIC package' to 'SOIC_N, SOIC_W and SSOP package'; Add <i>iDivider</i> technology description in General Description. Changed propagation delay for 5V from 7.5ns to 8ns. Changed CMTI from 50KV/us to 75KV/us. Changed CMTI from 50KV/us to 75KV/us. Changed C<sub>IN</sub>, C<sub>OUT</sub> in Figure2 from 1uF to 0.1uF.</li> <li>P7: Add 'and SSOP16 Pin 1-Pin8' and 'and SSOP16 Pin 9-Pin16' in note 1.</li> <li>P11: Add <i>iDivider</i> technology description in overview.</li> <li>P13: Add Figure22. 16-Lead SSOP Outline Package drawing</li> <li>P14: Add 16-Lead SSOP Reel drawing; Updated 16-Lead SOIC_W reel drawing.</li> <li>P15: Add character 'S' and 'Q' in part number named rule; Changed the SOIC_W quantity from '1000 per reel' to '1500 per reel'; Add 'π140M31S、π140M30S、π141M31S、π142M31S、π142M30S' in ordering guide</li> </ul>

(H) 2Pai Semi