



2Pai Semi

Enhanced ESD, 3.0 kV rms/6.0 kV rms 200Mbps Hexa-Channel Digital Isolators

Data Sheet

π160E/π161E/π162E/π163E

FEATURES

Ultra low power consumption (1Mbps):

0.58mA/Channel

High data rate: π16xAxx: 600Mbps

π16xExx: 200Mbps

π16xMxx: 10Mbps

π16xUxx: 150kbps

High common-mode transient immunity: 75 kV/μs typical

High robustness to radiated and conducted noise

Low propagation delay:

8 ns typical for 5 V operation

9 ns typical for 3.3 V operation

Isolation voltages:

π16xx3x: AC 3000Vrms

π16xx6x: AC 6000Vrms

High ESD rating:

ESDA/JEDEC JS-001-2017

Human body model (HBM) ±8kV, all pins

Safety and regulatory approvals (Pending):

UL certificate number: E494497

3000Vrms/6000Vrms for 1 minute per UL 1577

CSA Component Acceptance Notice 5A

VDE certificate number: 40047929

DIN V VDE V 0884-10 (VDE V 0884-10):2006-12

$V_{IORM} = 707\text{V peak}/1200\text{V peak}$

CQC certification per GB4943.1-2011

3 V to 5.5 V level translation

AEC-Q100 qualification

Wide temperature range: -40°C to 125°C

16-lead, RoHS-compliant, (W)SOIC package

APPLICATIONS

General-purpose multichannel isolation

Industrial field bus isolation

GENERAL DESCRIPTION

The π1xxxxx is a 2PaiSemi digital isolators product family that includes over hundreds of digital isolator products. By using matured standard semiconductor CMOS technology and 2PaiSEMI **iDivide** technology, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators.

Intelligent voltage divider technology (**iDivide** technology) is a new generation digital isolator technology invented by 2PaiSEMI. It uses the principle of capacitor voltage divider to transmit voltage signal directly cross the isolator capacitor without signal modulation and demodulation.

The π1xxxxx isolator data channels are independent and are available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 6.0 kV rms and the data rate from DC up to 600Mbps (see the Ordering Guide). The devices operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. The fail-safe state is available in which the outputs transition to a preset state when the input power supply is not applied.

FUNCTIONAL BLOCK DIAGRAMS




Figure1. π160xxx/π161xxx/π162xxx/π163xxx functional Block Diagram




Figure2. π160xxx Typical Application Circuit

Rev.1

Information furnished by 2Pai semi is believed to be accurate and reliable. However, no responsibility is assumed by 2Pai semi for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of 2Pai semi.


Trademarks and registered trademarks are the property of their respective owners.

Room 308-309, No.22, Boxia Road, Pudong New District, Shanghai, 201203, China
021-50850681
2Pai Semiconductor Co., Limited. All rights reserved.
<http://www.rpsemi.com/>

PIN CONFIGURATIONS AND FUNCTIONS


$\pi160Exx$ Pin Function Descriptions

Pin No.	Name	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1.
2	V _{IA}	Logic Input A.
3	V _{IB}	Logic Input B.
4	V _{IC}	Logic Input C.
5	V _{ID}	Logic Input D.
6	V _{IE}	Logic Input E.
7	V _{IF}	Logic Input F.
8	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
9	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.
10	V _{OF}	Logic Output F.
11	V _{OE}	Logic Output E.
12	V _{OD}	Logic Output D.
13	V _{OC}	Logic Output C.
14	V _{OB}	Logic Output B.
15	V _{OA}	Logic Output A.
16	V _{DD2}	Supply Voltage for Isolator Side 2.

Figure3. $\pi160Exx$ Pin Configuration


$\pi161Exx$ Pin Function Descriptions

Pin No.	Name	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1.
2	V _{IA}	Logic Input A.
3	V _{IB}	Logic Input B.
4	V _{IC}	Logic Input C.
5	V _{ID}	Logic Input D.
6	V _{IE}	Logic Input E.
7	V _{OF}	Logic Output F.
8	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
9	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.
10	V _{IF}	Logic Input F.
11	V _{OE}	Logic Output E.
12	V _{OD}	Logic Output D.
13	V _{OC}	Logic Output C.
14	V _{OB}	Logic Output B.
15	V _{OA}	Logic Output A.
16	V _{DD2}	Supply Voltage for Isolator Side 2.


Figure4. $\pi161Exx$ Pin Configuration

$\pi162Exx$ Pin Function Descriptions

Pin No.	Name	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1.
2	V _{IA}	Logic Input A.
3	V _{IB}	Logic Input B.
4	V _{IC}	Logic Input C.
5	V _{ID}	Logic Input D.
6	V _{OE}	Logic Output E.
7	V _{OF}	Logic Output F.
8	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
9	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.
10	V _{IF}	Logic Input F.
11	V _{IE}	Logic Input E.
12	V _{OD}	Logic Output D.
13	V _{OC}	Logic Output C.
14	V _{OB}	Logic Output B.
15	V _{OA}	Logic Output A.
16	V _{DD2}	Supply Voltage for Isolator Side 2.

Figure5. $\pi162Exx$ Pin Configuration $\pi163Exx$ Pin Function Descriptions

Pin No.	Name	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1.
2	V _{IA}	Logic Input A.
3	V _{IB}	Logic Input B.
4	V _{IC}	Logic Input C.
5	V _{OD}	Logic Output D.
6	V _{OE}	Logic Output E.
7	V _{OF}	Logic Output F.
8	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
9	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.
10	V _{IF}	Logic Input F.
11	V _{IE}	Logic Input E.
12	V _{ID}	Logic Input D.
13	V _{OC}	Logic Output C.
14	V _{OB}	Logic Output B.
15	V _{OA}	Logic Output A.
16	V _{DD2}	Supply Voltage for Isolator Side 2.

Figure6. $\pi163Exx$ Pin Configuration

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1. Absolute Maximum Ratings⁴

Parameter	Rating
Supply Voltages ($V_{DD1}-GND_1, V_{DD2}-GND_2$)	-0.5 V to +7.0 V
Input Voltages (V_{IA}, V_{IB}) ¹	-0.5 V to $V_{DDx} + 0.5$ V
Output Voltages (V_{OA}, V_{OB}) ¹	-0.5 V to $V_{DDx} + 0.5$ V
Average Output Current per Pin ² Side 1 Output Current (I_{O1})	-10 mA to +10 mA
Average Output Current per Pin ² Side 2 Output Current (I_{O2})	-10 mA to +10 mA
Common-Mode Transients Immunity ³	-150 kV/ μ s to +150 kV/ μ s
Storage Temperature (T_{ST}) Range	-65°C to +150°C
Ambient Operating Temperature (T_A) Range	-40°C to +125°C

Notes:

¹ V_{DDx} is the side voltage power supply V_{DD} , where $x = 1$ or 2 .

² See Figure 7 for the maximum rated current values for various temperatures.

³ See Figure 21 for Common-mode transient immunity (CMTI) measurement.

⁴ Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

RECOMMENDED OPERATING CONDITIONS

Table 2. Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{DDx} ¹	3		5.5	V
High Level Input Signal Voltage	V_{IH}	0.7* V_{DDx} ¹		V_{DDx} ¹	V
Low Level Input Signal Voltage	V_{IL}	0		0.3* V_{DDx} ¹	V
High Level Output Current	I_{OH}	-6			mA
Low Level Output Current	I_{OL}			6	mA
Maximum Data Rate		0		200	Mbps
Junction Temperature	T_J	-40		150	°C
Ambient Operating Temperature	T_A	-40		125	°C

Notes:

¹ V_{DDx} is the side voltage power supply V_{DD} , where $x = 1$ or 2 .

Truth Tables

Table 3. $\pi 160xxx/\pi 161xxx/\pi 162xxx/\pi 163xxx$ Truth Table

V_{Ix} Input ¹	V_{DD1} State ¹	V_{DD2} State ¹	Default Low V_{Ox} Output ¹	Default High V_{Ox} Output ¹	Test Conditions /Comments
Low	Powered ²	Powered ²	Low	Low	Normal operation
High	Powered ²	Powered ²	High	High	Normal operation
Open	Powered ²	Powered ²	Low	High	Default output
Don't Care ⁴	Unpowered ³	Powered ²	Low	High	Default output ⁵
Don't Care ⁴	Powered ²	Unpowered ³	High Impedance	High Impedance	

Notes:

¹ V_{Ix}/V_{Ox} are the input/output signals of a given channel (A or B). V_{DD1}/V_{DD2} are the supply voltages on the input/output signal sides of this given channel.

² Powered means $V_{DDX} \geq 2.9$ V³ Unpowered means $V_{DDX} < 2.3$ V⁴ Input signal (V_{IX}) must be in a low state to avoid powering the given V_{DDI} ¹ through its ESD protection circuitry.⁵ If the V_{DDI} goes into unpowered status, the channel outputs the default logic signal after around 1us. If the V_{DDI} goes into powered status, the channel outputs the input status logic signal after around 1us.

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Table 4. Switching Specifications

$V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3V_{DC} \pm 10\%$ or $5V_{DC} \pm 10\%$, $T_A = 25^\circ C$, unless otherwise noted.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Minimum Pulse Width	PW			5	ns	Within pulse width distortion (PWD) limit
Maximum Data Rate		200			Mbps	Within PWD limit
Propagation Delay Time ^{1,4}	t_{pHL}, t_{plH}	5.5 6.5	8 9	12.5 13.5	ns	The different time between 50% input signal to 50% output signal 50% @ $5V_{DC}$ supply @ $3.3V_{DC}$ supply
Pulse Width Distortion ⁴	PWD	0 0	0.3 0.3	0.8 0.8	ns	The max different time between t_{pHL} and t_{plH} @ $5V_{DC}$ supply. And The value is $ t_{pHL} - t_{plH} $ @ $3.3V_{DC}$ supply
Part to Part Propagation Delay Skew ⁴	t_{PSK}			1 1	ns	The max different propagation delay time between any two devices at the same temperature, load and voltage @ $5V_{DC}$ supply @ $3.3V_{DC}$ supply
Channel to Channel Propagation Delay Skew ⁴	t_{CSK}	0 0	1 0.8	1 ns	ns	The max amount propagation delay time differs between any two output channels in the single device @ $5V_{DC}$ supply. @ $3.3V_{DC}$ supply
Output Signal Rise/Fall Time ⁴	t_r/t_f		1.5		ns	10% to 90% signal terminated 50Ω , See figure17.
Dynamic Input Supply Current per Channel	$I_{DDI(D)}$		9		μA /Mbps	Inputs switching, 50% duty cycle square wave, CL = 0 pF @ $5V_{DC}$ Supply
Dynamic Output Supply Current per Channel	$I_{DDO(D)}$		38		μA /Mbps	Inputs switching, 50% duty cycle square wave, CL = 0 pF @ $5V_{DC}$ Supply
Dynamic Input Supply Current per Channel	$I_{DDI(D)}$		5		μA /Mbps	Inputs switching, 50% duty cycle square wave, CL = 0 pF @ $3.3V_{DC}$ Supply
Dynamic Output Supply Current per Channel	$I_{DDO(D)}$		23		μA /Mbps	Inputs switching, 50% duty cycle square wave, CL = 0 pF @ $3.3V_{DC}$ Supply
Common-Mode Transient Immunity ³	CMTI		75		kV/ μs	$V_{IN} = V_{DDX}^2$ or 0V, $V_{CM} = 1000$ V
Jitter			120 20		ps p-p ps rms	See the Jitter Measurement section See the Jitter Measurement section
ESD (HBM - Human body model)	ESD		± 8		kV	All pins

Notes:

¹ t_{plH} = low-to-high propagation delay time, t_{pHL} = high-to-low propagation delay time. See figure 18.

² V_{DDX} is the side voltage power supply V_{DD} , where $x = 1$ or 2.

³ See Figure21 for Common-mode transient immunity (CMTI) measurement.

⁴ Output Signal Terminated 50Ω .

Table 5. DC Specifications $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3V_{DC} \pm 10\% \text{ or } 5V_{DC} \pm 10\%, T_A = 25^\circ C$, unless otherwise noted.

	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Rising Input Signal Voltage Threshold	V_{IT+}		$0.6*V_{DDx}^1$	$0.7*V_{DDx}^1$	V	
Falling Input Signal Voltage Threshold	V_{IT-}	$0.3*V_{DDx}^1$	$0.4*V_{DDx}^1$		V	
High Level Output Voltage	V_{OH} ¹	$V_{DDx} - 0.1$	V_{DDx}		V	-20 μA output current
		$V_{DDx} - 0.2$	$V_{DDx} - 0.1$		V	-2 mA output current
Low Level Output Voltage	V_{OL}		0	0.1	V	20 μA output current
			0.1	0.2	V	2 mA output current
Input Current per Signal Channel	I_{IN}	-10	0.5	10	μA	$0 \text{ V} \leq \text{Signal voltage} \leq V_{DDx}^1$
V_{DDx}^1 Undervoltage Rising Threshold	V_{DDxUV+}	2.45	2.65	2.9	V	
V_{DDx}^1 Undervoltage Falling Threshold	V_{DDxUV-}	2.3	2.5	2.75	V	
V_{DDx}^1 Hysteresis	V_{DDxUVH}		0.15		V	

Notes:

¹ V_{DDx} is the side voltage power supply V_{DD} , where $x = 1$ or 2 .**Table 6. Quiescent Supply Current** $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3V_{DC} \pm 10\% \text{ or } 5V_{DC} \pm 10\%, T_A = 25^\circ C, C_L = 0 \text{ pF}$, unless otherwise noted.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
π160Exx Quiescent Supply Current @ 5V_{DC} Supply						
@ 3.3V _{DC} Supply	$I_{DD1(Q)}$	192	240	312	μA	0V Input signal
	$I_{DD2(Q)}$	2342	2928	3806	μA	0V Input signal
	$I_{DD1(Q)}$	473	591	768	μA	5V Input signal
	$I_{DD2(Q)}$	2215	2769	3600	μA	5V Input signal
@ 3.3V _{DC} Supply	$I_{DD1(Q)}$	190	237	308	μA	0V Input signal
	$I_{DD2(Q)}$	2316	2895	3764	μA	0V Input signal
	$I_{DD1(Q)}$	348	435	566	μA	3.3V Input signal
	$I_{DD2(Q)}$	2126	2658	3455	μA	3.3V Input signal
@ 3.3V _{DC} Supply	$I_{DD1(Q)}$	547	684	889	μA	0V Input signal
	$I_{DD2(Q)}$	1981	2476	3219	μA	0V Input signal
	$I_{DD1(Q)}$	751	939	1221	μA	5V Input signal
	$I_{DD2(Q)}$	1913	2391	3108	μA	5V Input signal
@ 3.3V _{DC} Supply	$I_{DD1(Q)}$	541	676	879	μA	0V Input signal
	$I_{DD2(Q)}$	1958	2448	3182	μA	0V Input signal
	$I_{DD1(Q)}$	640	800	1040	μA	3.3V Input signal
	$I_{DD2(Q)}$	1826	2282	2967	μA	3.3V Input signal
@ 3.3V _{DC} Supply	$I_{DD1(Q)}$	902	1128	1466	μA	0V Input signal
	$I_{DD2(Q)}$	1619	2024	2631	μA	0V Input signal
	$I_{DD1(Q)}$	1030	1287	1673	μA	5V Input signal
	$I_{DD2(Q)}$	1610	2013	2617	μA	5V Input signal
@ 3.3V _{DC} Supply	$I_{DD1(Q)}$	892	1115	1450	μA	0V Input signal
	$I_{DD2(Q)}$	1601	2001	2601	μA	0V Input signal
	$I_{DD1(Q)}$	932	1165	1515	μA	3.3V Input signal

	I _{DD2} (Q)	1525	1906	2478	μA	3.3V Input signal
π163Exx Quiescent Supply Current @ 5V _{DC} Supply @ 3.3V _{DC} Supply	I _{DD1} (Q)	1258	1572	2044	μA	0V Input signal
	I _{DD2} (Q)	1258	1572	2044	μA	0V Input signal
	I _{DD1} (Q)	1308	1635	2126	μA	5V Input signal
	I _{DD2} (Q)	1308	1635	2126	μA	5V Input signal
	I _{DD1} (Q)	1243	1554	2020	μA	0V Input signal
	I _{DD2} (Q)	1243	1554	2020	μA	0V Input signal
	I _{DD1} (Q)	1224	1530	1989	μA	3.3V Input signal
	I _{DD2} (Q)	1224	1530	1989	μA	3.3V Input signal

Table 7. Total Supply Current vs. Data Throughput (C_L = 0 pF)V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3V_{DC}±10% or 5V_{DC}±10%, T_A=25°C, C_L = 0 pF, unless otherwise noted.

Parameter	Symbol	150 Kbps			10 Mbps			100 Mbps			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
π160Exx Supply Current @ 5V _{DC} @ 3.3V _{DC}	I _{DD1}	0.42	0.63		0.72	1.08		5.58	8.37		mA
	I _{DD2}	2.85	4.28		5.28	7.92		25.80	38.70		mA
	I _{DD1}	0.33	0.50		0.54	0.81		3.24	4.86		mA
	I _{DD2}	2.79	4.19		4.29	6.44		16.71	25.07		mA
π161Exx Supply Current @ 5V _{DC} @ 3.3V _{DC}	I _{DD1}	0.82	1.23		1.45	2.18		8.92	13.38		mA
	I _{DD2}	2.44	3.66		4.49	6.74		22.40	33.60		mA
	I _{DD1}	0.74	1.11		1.13	1.70		5.45	8.18		mA
	I _{DD2}	2.38	3.57		3.63	5.45		14.43	21.65		mA
π162Exx Supply Current @ 5V _{DC} @ 3.3V _{DC}	I _{DD1}	1.22	1.83		2.18	3.27		12.26	18.39		mA
	I _{DD2}	2.03	3.05		3.70	5.55		19.00	28.50		mA
	I _{DD1}	1.15	1.73		1.72	2.58		7.66	11.49		mA
	I _{DD2}	1.97	2.96		2.97	4.46		12.15	18.23		mA
π163Exx Supply Current @ 5V _{DC} @ 3.3V _{DC}	I _{DD1}	1.62	2.43		2.91	4.37		15.60	23.40		mA
	I _{DD2}	1.62	2.43		2.91	4.37		15.60	23.40		mA
	I _{DD1}	1.56	2.34		2.31	3.47		9.87	14.81		mA
	I _{DD2}	1.56	2.34		2.31	3.47		9.87	14.81		mA

INSULATION AND SAFETY RELATED SPECIFICATIONS**Table 8. Insulation Specifications**

Parameter	Symbol	Value		Unit	Test Conditions/Comments	
		π16xE3x	π16xE6x			
Rated Dielectric Insulation Voltage		3000	6000	V rms	1-minute duration	
Minimum External Air Gap (Clearance)	L (CLR)	4	8	mm min	Measured from input terminals to output terminals, shortest distance through air	
Minimum External Tracking (Creepage)	L (CRP)	4	8	mm min	Measured from input terminals to output terminals, shortest distance path along body	
Minimum Internal Gap (Internal Clearance)		11	21	μm min	Insulation distance through insulation	
Tracking Resistance (Comparative Tracking Index)	CTI	>400	>400	V	DIN IEC 112/VDE 0303 Part 1	
Material Group		II	II		Material Group (DIN VDE 0110, 1/89, Table 1)	

PACKAGE CHARACTERISTICS

Table 9. Package Characteristics

Parameter	Symbol	Typical Value		Unit	Test Conditions/Comments
		$\pi16xE3x$	$\pi16xE6x$		
Resistance (Input to Output) ¹	R _{i-o}	10 ¹¹	10 ¹¹	Ω	
Capacitance (Input to Output) ¹	C _{i-o}	0.6	0.6	pF	@1MHz
Input Capacitance ²	C _i	3	3	pF	@1MHz
IC Junction to Ambient Thermal Resistance	θ_{JA}	76	45	°C/W	Thermocouple located at center of package underside

Notes:

¹The device is considered a 2-terminal device; SOIC-16 Pin 1 - Pin 8(WSOIC-16 Pin 1-Pin8) are shorted together as the one terminal, and SOIC-16 Pin 9 - Pin 16(WSOIC-16 Pin 9-Pin16) are shorted together as the other terminal.

²Testing from the input signal pin to ground.

REGULATORY INFORMATION

See Table 10 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross isolation waveforms and insulation levels.

Table10. Regulatory

Regulatory	$\pi16xE3x$	$\pi16xE6x$
UL	Recognized under UL 1577 Component Recognition Program ¹ Single Protection, 3000 V rms Isolation Voltage File (E494497)	Recognized under UL 1577 Component Recognition Program ¹ Single Protection, 6000 V rms Isolation Voltage File (pending)
CSA	Approved under CSA Component Acceptance Notice 5A CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, +A1+A2: Basic insulation at 500 V rms (707 V peak) Reinforced insulation at 250 V rms (353 V peak) File (pending)	Approved under CSA Component Acceptance Notice 5A CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, +A1+A2: Basic insulation at 845 V rms (1200 V peak) Reinforced insulation at 422 V rms (600 V peak) File (pending)
VDE	DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ² Basic insulation, $V_{IORM} = 707$ V peak, $V_{IOSM} = 4615$ V peak File (40047929)	DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ² Basic insulation, $V_{IORM} = 1200$ V peak, $V_{IOSM} = 7000$ V peak File (pending)
CQC	Certified under CQC11-471543-2012 GB4943.1-2011 Basic insulation at 500 V rms (707 V peak) working voltage Reinforced insulation at 250 V rms (353 V peak) File (pending)	Certified under CQC11-471543-2012 GB4943.1-2011 Basic insulation at 845 V rms (1200 V peak) working voltage Reinforced insulation at 422 V rms (600 V peak) File (pending)

Notes:

¹In accordance with UL 1577, each $\pi160E3x/\pi161E3x/\pi162E3x/\pi163E3x$ is proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 sec; each $\pi160E6x/\pi161E6x/\pi162E6x/\pi163E6x$ is proof tested by applying an insulation test voltage ≥ 7200 V rms for 1 sec

²In accordance with DIN V VDE V 0884-10, each $\pi160E3x/\pi161E3x/\pi162E3x/\pi163E3x$ is proof tested by applying an insulation test voltage ≥ 1326 V peak for 1 sec (partial discharge detection limit = 5 pC); each $\pi160E6x/\pi161E6x/\pi162E6x/\pi163E6x$ is proof tested by ≥ 2250 V peak for 1 sec. The * marking branded on the component designates DIN V VDE V 0884-10 approval.

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data. The * marking on packages denotes DIN V VDE V 0884-10 approval.

Table 11. VDE Insulation Characteristics

Description	Test Conditions/Comments	Symbol	Characteristic		Unit
			π16xx3x	π16xx6x	
Installation Classification per DIN VDE 0110			I to IV	I to IV	
For Rated Mains Voltage ≤ 150 V rms			I to III	I to III	
For Rated Mains Voltage ≤ 300 V rms			I to III	I to III	
For Rated Mains Voltage ≤ 400 V rms			40/105/21	40/105/21	
Climatic Classification			2	2	
Pollution Degree per DIN VDE 0110, Table 1		V _{IORM}	707	1200	V peak
Maximum Working Insulation Voltage		V _{pd (m)}	1326	2250	V peak
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd(m)}$, 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC				
Input to Output Test Voltage, Method A		V _{pd (m)}	1061	1800	V peak
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC		849	1440	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC		4200	8500	V peak
Highest Allowable Overvoltage		V _{IOTM}	4615	7000	V peak
Surge Isolation Voltage Basic	Basic insulation, 1.2 μ s rise time, 50 μ s, 50% fall time	V _{IOSM}			
Surge Isolation Voltage Reinforced	Reinforced insulation, 1.2 μ s rise time, 50 μ s, 50% fall time	V _{IOSM}			V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 7)				
Maximum Junction Temperature		T _S	150	150	°C
Total Power Dissipation at 25°C		P _S	1.56	2.78	W
Insulation Resistance at T _S	V _{IO} = 800 V	R _S	>10 ⁹	>10 ⁹	Ω




Figure 7. Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per VDE




Figure 8. UVLO vs. Free-Air Temperature








Figure 9. Propagation Delay Time vs. Free-Air Temperature

Figure 10. $\pi160Exx$ Quiescent Supply Current with 3.3V Supply vs. Free-Air TemperatureFigure 11. $\pi160Exx$ Quiescent Supply Current with 5.0V Supply vs. Free-Air TemperatureFigure 12. $\pi161Exx$ Quiescent Supply Current with 3.3V Supply vs. Free-Air TemperatureFigure 13. $\pi161Exx$ Quiescent Supply Current with 5.0V Supply vs. Free-Air Temperature






Figure 17. Transition time waveform measurement

Figure 18. Propagation delay time waveform measurement

APPLICATIONS INFORMATION

OVERVIEW

The **π1xxxxx** are 2PaiSemi digital isolators product family based on 2PaiSEMI unique **iDivide** technology. Intelligent voltage **Divider** technology (**iDivide** technology) is a new generation digital isolator technology invented by 2PaiSEMI. It uses the principle of capacitor voltage divider to transmit signal directly cross the isolator capacitor without signal modulation and demodulation. Compare to the traditional Opto-couple technology, icoupler technology, OOK technology, **iDivide** is a more essential and concise isolation signal transmit technology which leads to greatly simplification on circuit design and therefore significantly improves device performance, such as lower power consumption, faster speed, enhanced anti-interference ability, lower noise.

By using matured standard semiconductor CMOS technology and the innovative **iDivide** design, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators. The **π1xxxxx** isolator data channels are independent and are available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 6.0 kV rms and the data rate from DC up to 600Mbps (see the Ordering Guide).

The **π160Exx/π161Exx/π162Exx/π163Exx** are the outstanding 10 Mbps hexa-channel digital isolators with the enhanced ESD capability. The devices transmit data across an isolation barrier by layers of silicon dioxide isolation.

The devices operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, offering voltage translation of 3.3 V and 5 V logic.

The **π160Exx/π161Exx/π162Exx/π163Exx** have very low propagation delay and high speed. The input/output design techniques allow logic and supply voltages over a wide range from 3.0 V to 5.5 V, offering voltage translation of 3.3 V and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference.

See the Ordering Guide for the model numbers that have the fail-safe output state of low or high.

PCB LAYOUT

The low-ESR ceramic bypass capacitors must be connected between V_{DD1} and GND_1 and between V_{DD2} and GND_2 . The bypass capacitors are placed on the PCB as close to the isolator device as possible. The recommended bypass capacitor value is between 0.1 μ F and 10 μ F. To enhance the robustness of a design, the user may also include resistors (50–300 Ω) in series with the inputs and outputs if the system is excessively noisy.

Avoid reducing the isolation capability, Keep the space underneath the isolator device free from metal such as planes, pads, traces and vias.

To minimize the impedance of the signal return loop, keep the solid ground plane directly underneath the high-speed signal path,

the closer the better. The return path will couple between the nearest ground plane to the signal path. Keep suitable trace width for controlled impedance transmission lines interconnect.

To reduce the rise time degradation, keep the length of input/output signal traces as short as possible, and route low inductance loop for the signal path and It's return path.




Figure 19. Recommended Printed Circuit Board Layout

JITTER MEASUREMENT

The eye diagram shown in the figure18 provides the jitter measurement result for the **π160Exx/π161Exx/π162Exx/π163Exx**. The Keysight 81160A pulse function arbitrary generator works as the data source for the **π160Exx/π161Exx/π162Exx/π163Exx**, which generates 10Mbps pseudo random bit sequence (PRBS). The Keysight DSOS104A digital storage oscilloscope captures the **π160Exx/π161Exx/π162Exx/π163Exx** output waveform and recovers the eye diagram with the SDA tools and eye diagram analysis tools. The result shows a typical measurement 120ps p-p jitter.




Figure 20. **π160Exx/π161Exx/π162Exx/π163Exx** Eye Diagram

CMTI MEASUREMENT

To measure the Common-Mode Transient Immunity (CMTI) of **π1xxxxx** isolator under specified common-mode pulse magnitude




Figure 21. Common-mode transient immunity (CMTI) measurement

(V_{CM}) and specified slew rate of the common-mode pulse (dV_{CM}/dt) and other specified test or ambient conditions, The common-mode pulse generator (G_1) will be capable of providing fast rising and falling pulses of specified magnitude and duration of the common-mode pulse (V_{CM}) and the maximum common-

mode slew rates (dV_{CM}/dt) can be applied to π 1xxxxx isolator coupler under measurement. The common-mode pulse is applied between one side ground GND1 and the other side ground GND2 of π 1xxxxx isolator and shall be capable of providing positive transients as well as negative transients.

OUTLINE DIMENSIONS




Figure22. 16-Lead Standard Small Outline Package [16-Lead SOIC_N]






Figure23. 16-Lead Wide Body Outline Package [16-Lead SOIC_W]

REEL INFORMATION

16-Lead SOIC_N




16-Lead SOIC_W



ORDERING GUIDE

Model Name		Temperature Range	No. of Inputs, V _{DD1} Side	No. of Inputs, V _{DD2} Side	Withstand Voltage Rating (kV rms)	Fail-Safe Output State	Package Description	Package Option	Quantity
π160E31	Pai160E31	-40°C to +125°C	6	0	3	High	16-Lead SOIC_N	S-16-N	2500 per reel
π160E30	Pai160E30	-40°C to +125°C	6	0	3	Low	16-Lead SOIC_N	S-16-N	2500 per reel
π161E31	Pai161E31	-40°C to +125°C	5	1	3	High	16-Lead SOIC_N	S-16-N	2500 per reel
π161E30	Pai161E30	-40°C to +125°C	5	1	3	Low	16-Lead SOIC_N	S-16-N	2500 per reel
π162E31	Pai162E31	-40°C to +125°C	4	2	3	High	16-Lead SOIC_N	S-16-N	2500 per reel
π162E30	Pai162E30	-40°C to +125°C	4	2	3	Low	16-Lead SOIC_N	S-16-N	2500 per reel
π163E31	Pai163E31	-40°C to +125°C	3	3	3	High	16-Lead SOIC_N	S-16-N	2500 per reel
π163E30	Pai163E30	-40°C to +125°C	3	3	3	Low	16-Lead SOIC_N	S-16-N	2500 per reel
π160E61	Pai160E61	-40°C to +125°C	6	0	6	High	16-Lead SOIC_W	S-16-W	1500 per reel
π160E60	Pai160E60	-40°C to +125°C	6	0	6	Low	16-Lead SOIC_W	S-16-W	1500 per reel
π161E61	Pai161E61	-40°C to +125°C	5	1	6	High	16-Lead SOIC_W	S-16-W	1500 per reel
π161E60	Pai161E60	-40°C to +125°C	5	1	6	Low	16-Lead SOIC_W	S-16-W	1500 per reel
π162E61	Pai162E61	-40°C to +125°C	4	2	6	High	16-Lead SOIC_W	S-16-W	1500 per reel
π162E60	Pai162E60	-40°C to +125°C	4	2	6	Low	16-Lead SOIC_W	S-16-W	1500 per reel
π163E61	Pai163E61	-40°C to +125°C	3	3	6	High	16-Lead SOIC_W	S-16-W	1500 per reel
π163E60	Pai163E60	-40°C to +125°C	3	3	6	Low	16-Lead SOIC_W	S-16-W	1500 per reel

Notes:

¹ π16xxxxQ special for Auto, qualified for AEC-Q100**PART NUMBER NAMED RULE**

Notes: Pai16xxxx is equals to π16xxxx in the customer BOM

REVISION HISTORY

Revision	Updated	Date	Page	Change Record
1	Devin	2018/09/19	All	Initial version
2	Devin	2018/11/28	P1,P12	Changed C_{IN} , C_{OUT} in Figure2 from 0.1uF to 1uF Changed the recommended bypass capacitor value from between 0.1 μ F and 1 μ F to between 0.1 μ F and 10 μ F.
3	Devin	2019/09/08	P1,P13, P15,P16	P1: Changed the address from 'Room 19307, Building 8, No.498, GuoShouJing Road' to 'Room 308-309, No.22, Boxia Road'; Add <i>iDivide</i> technology description in General Description. Changed propagation delay for 5V from 7.5ns to 8ns. Changed CMTI from 50KV/us to 75KV/us. Changed C_{IN} , C_{OUT} in Figure2 from 1uF to 0.1uF. P13: Add <i>iDivide</i> technology description in overview. P15: Updated 16-Lead SOIC_W reel drawing. P16: Changed the SOIC_W quantity from '1000 per reel' to '1500 per reel'.



2Pai Semi