



**P-Channel Logic Level Enhancement Mode Field Effect Transistor**

**Product Summary:**

BV <sub>DSS</sub>	-20V
R <sub>DS(on) (MAX.)</sub>	3.2mΩ
I <sub>D</sub>	-100A



UIS, R<sub>g</sub> 100% Tested

Pb-Free Lead Plating & Halogen Free



**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V <sub>GS</sub>	±12	V
Continuous Drain Current <sup>1</sup>	T <sub>C</sub> = 25 °C	I <sub>D</sub>	-100	A
	T <sub>C</sub> = 100 °C		-73	
Pulsed Drain Current <sup>2</sup>		I <sub>DM</sub>	-400	
Avalanche Current		I <sub>AS</sub>	-100	
Avalanche Energy	L = 0.1mH, I <sub>D</sub> =-100A, R <sub>G</sub> =25Ω	E <sub>AS</sub>	500	mJ
Repetitive Avalanche Energy <sup>3</sup>	L = 0.05mH	E <sub>AR</sub>	250	
Power Dissipation	T <sub>C</sub> = 25 °C	P <sub>D</sub>	69	W
	T <sub>C</sub> = 100 °C		27	
Operating Junction & Storage Temperature Range		T <sub>j</sub> , T <sub>stg</sub>	-55 to 150	°C

100% UIS testing in condition of V<sub>D</sub>=-15V, L=0.1mH, V<sub>G</sub>=-5V, I<sub>L</sub>=-70A, Rated V<sub>DS</sub>=-20V P-CH

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>		1.8	°C / W
Junction-to-Ambient <sup>4</sup>	R <sub>θJA</sub>		50	

<sup>1</sup>Package Limited.

<sup>2</sup>Pulse width limited by maximum junction temperature.

<sup>3</sup>Duty cycle ≤ 1%

<sup>4</sup>50°C / W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ( $T_J = 25\text{ }^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT		
			MIN	TYP	MAX			
<b>STATIC</b>								
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-20			V		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	-0.4	-0.6	-1.2			
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 12V$			$\pm 100$	nA		
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -16V, V_{GS} = 0V$			-1	$\mu A$		
		$V_{DS} = -12V, V_{GS} = 0V, T_J = 125\text{ }^\circ\text{C}$			-10			
On-State Drain Current <sup>1</sup>	$I_{D(ON)}$	$V_{DS} = -5V, V_{GS} = -4.5V$	-100			A		
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(ON)}$	$V_{GS} = -10V, I_D = -20A$		2.4	2.7	m $\Omega$		
		$V_{GS} = -4.5V, I_D = -20A$		2.7	3.2			
		$V_{GS} = -2.5V, I_D = -20A$		3.4	4.1			
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = -5V, I_D = -20A$		65		S		
<b>DYNAMIC</b>								
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = -10V, f = 1MHz$		11116		pF		
Output Capacitance	$C_{oss}$			1303				
Reverse Transfer Capacitance	$C_{rss}$			592				
Gate Resistance	$R_g$	$V_{GS} = 15mV, V_{DS} = 0V, f = 1MHz$		3		$\Omega$		
Total Gate Charge <sup>1,2</sup>	$Q_g(V_{GS}=-10V)$	$V_{DS} = -10V, V_{GS} = -10V, I_D = -20A$		202		nC		
	$Q_g(V_{GS}=-4.5V)$			87				
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			18				
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			16				
Turn-On Delay Time <sup>1,2</sup>	$t_{d(on)}$		$V_{DS} = -10V, I_D = -1A, V_{GS} = -10V, R_{GS} = 3\Omega$		20			nS
Rise Time <sup>1,2</sup>	$t_r$				55			
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(off)}$			270				
Fall Time <sup>1,2</sup>	$t_f$			100				
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (<math>T_C = 25\text{ }^\circ\text{C}</math>)</b>								
Continuous Current	$I_S$				-100	A		
Pulsed Current <sup>3</sup>	$I_{SM}$				-400			
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = -20A, V_{GS} = 0V$			-1.2	V		
Reverse Recovery Time	$t_{rr}$	$I_F = -20A, dI_F/dt = 100A / \mu S$		50		nS		
Reverse Recovery Charge	$Q_{rr}$			180		nC		


<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .







<sup>2</sup>Independent of operating temperature.






<sup>3</sup>Pulse width limited by maximum junction temperature.

Ordering & Marking Information:


Device Name: EMF02P02H for EDFN 5 x 6







Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K	L	M
Min.	4.80	5.50	5.90	0.3		0.85	0.15	3.67	0.41	3.00	0.94	0.45	0°
Typ.					1.27								
Max.	5.30	5.90	6.15	0.51		1.20	0.30	4.54	0.85	3.92	1.7	0.71	12°

Recommended minimum pads

