

## N-channel 900 V, 1.90 Ω typ.,3 A MDmesh<sup>™</sup> K5 Power MOSFET in a DPAK package

Datasheet - production data



Order code	VDS	R <sub>DS(on)</sub> max.	ID
STD4N90K5	900 V	2.10 Ω	3 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### Description

This very high voltage N-channel Power MOSFET is designed using MDmesh<sup>™</sup> K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STD4N90K5	4N90K5	DPAK	Tape and reel

DocID029956 Rev 1

This is information on a product in full production.



Figure 1: Internal schematic diagram

D(2,TAB)	
S(3)	AM01475V1

#### Contents

### Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK package information	9
	4.2	DPAK packing information	12
5		on history	



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 30	V
ID	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	3	А
ID	Drain current (continuous) at Tc = 100 °C	1.9	А
ID <sup>(1)</sup>	Drain current (pulsed)	12	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \ ^{\circ}C$	60	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	55 to 150	°C
T <sub>stg</sub>	Storage temperature range	- 55 to 150	C

#### Notes:

 $^{(1)}\mbox{Pulse}$  width limited by safe operating area

 $^{(2)}I_{SD} \leq 3$  A, di/dt  $\leq 100$  A/µs; V\_Ds peak < V(BR)DSS, V\_DD = 450 V.  $^{(3)}V_{DS} \leq 720$  V

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

#### Notes:

 $^{(1)}\!When$  mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s.

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )	1	А
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}$ , $I_D = I_{AR}$ , $V_{DD} = 50 \text{ V}$ )	160	mJ



## 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	900			V		
		$V_{GS} = 0 V, V_{DS} = 900 V$			1	μA		
IDSS	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 900 V$ T <sub>c</sub> = 125 °C <sup>(1)</sup>			50	μA		
I <sub>GSS</sub>	Gate body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±20 V			±10	μA		
VGS(th)	Gate threshold voltage	$V_{DD} = V_{GS}$ , $I_D = 100 \ \mu A$	3	4	5	V		
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 1.5 A		1.90	2.10	Ω		

#### Table 5: On/off-state

#### Notes:

<sup>(1)</sup> Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	173	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	17.9	-	pF
Crss	Reverse transfer capacitance		-	1	-	pF
Co(tr) <sup>(1)</sup>	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 720 V,	-	29	-	pF
Co(er) <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>GS</sub> = 0 V	-	11	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	15.5	-	Ω
Qg	Total gate charge	$V_{DD} = 720 \text{ V}, \text{ I}_{D} = 3 \text{ A}$	-	5.3	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	1.45	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	2.8	-	nC

#### Table 6: Dynamic

#### Notes:

 $^{(1)}$  Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{oss}}$  when  $V_{\text{DS}}$  increases from 0 to 80%  $V_{\text{DSS}}$ .

 $^{(2)}$  Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .



#### Electrical characteristics

_	Table 7: Switching times						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 450 V, $I_D$ = 1.50 A,	-	10.5	-	ns	
tr	Rise time	$R_G = 4.7 \Omega$	-	11.8	-	ns	
t <sub>d(off)</sub>	Turn-off delay time	V <sub>GS</sub> = 10 V (see <i>Figure 14: "Test</i>	-	26.4	-	ns	
tŗ	Fall time	circuit for resistive load switching times" and Figure 19: "Switching time waveform")	-	25.5	-	ns	

#### Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		3	А
Isdm <sup>(1)</sup>	Source-drain current (pulsed)		-		12	А
Vsd <sup>(2)</sup>	Forward on voltage	$I_{SD} = 3 \text{ A}, \text{ V}_{GS} = 0 \text{ V}$	-		1.5	V
trr	Reverse recovery time	$I_{SD} = 3 \text{ A}, \text{ di/dt} = 100$	-	289		ns
Qrr	Reverse recovery charge	A/µs,V <sub>DD</sub> = 60 V (see <i>Figure 16: "Test</i>	-	1.56		μC
Irrm	Reverse recovery current	circuit for inductive load switching and diode recovery times")	-	10.8		A
trr	Reverse recovery time	$I_{SD} = 3 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	494		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see <i>Figure 16: "Test</i>	-	2.45		μC
Irrm	Reverse recovery current	circuit for inductive load switching and diode recovery times")	-	9.9		A

#### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area

 $^{(2)}\text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%

#### Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.









57

#### **Electrical characteristics**







### 3 Test circuits









57

### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### 4.1 DPAK package information



#### Package information

#### STD4N90K5

formation	Table 10: DPAK (TO-25	2) type A mechanical da	51D4N90K5 ta		
	mm				
Dim.	Min.	Тур.	Max.		
A	2.20		2.40		
A1	0.90		1.10		
A2	0.03		0.23		
b	0.64		0.90		
b4	5.20		5.40		
С	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
D1	4.95	5.10	5.25		
E	6.40		6.60		
E1	4.60	4.70	4.80		
е	2.16	2.28	2.40		
e1	4.40		4.60		
Н	9.35		10.10		
L	1.00		1.50		
(L1)	2.60	2.80	3.00		
L2	0.65	0.80	0.95		
L4	0.60		1.00		
R		0.20			
V2	0°		8°		



#### Package information













Table 11: DPAK (TO-252) tape and reel mechanical data							
Таре		Reel					
Dim.	mm		Dim	mm			
	Min.	Max.	Dim.	Min.	Max.		
A0	6.8	7	A		330		
B0	10.4	10.6	В	1.5			
B1		12.1	С	12.8	13.2		
D	1.5	1.6	D	20.2			
D1	1.5		G	16.4	18.4		
E	1.65	1.85	N	50			
F	7.4	7.6	Т		22.4		
K0	2.55	2.75					
P0	3.9	4.1	Base qty.		2500		
P1	7.9	8.1	Bulk qty.		2500		
P2	1.9	2.1					
R	40						
Т	0.25	0.35					
W	15.7	16.3					



## 5 Revision history

Table 12: Document revision history

Date	Revision	Changes
02-Nov-2016	1	First release.



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

