Description

The XU devices are low phase noise quartz-based PLL oscillators supporting a large range of frequencies and output interface types. These devices are designed to operate at three different power supplies and are available in multiple package sizes as well as temperature grades.

With a patented one-time program (OTP) allowing for infinite memory shelf life, the XU devices can be programmed to generate an output frequency from 16kHz to 1500MHz with a resolution as low as 1Hz accuracy. The configuration capability of this family of devices allows for fast delivery times for both sample and large production orders.

Features

- Frequency range: 0.016MHz to 1500MHz^[1]
- Output types: LVDS, LVPECL, HCSL, LVCMOS
- Supply voltage options: 1.8V, 2.5V, or 3.3V
- Phase jitter (1.875MHz to 20MHz): 100fs typical
- Phase jitter (12kHz to 20MHz): 300fs typical
- Package options:
 - 5.0 × 3.2 × 1.2 mm
 - 7.0 × 5.0 × 1.3 mm
- Operating temperature: -20°C to +70°C
 - Frequency stability options: ±20, ±25, ±50, or ±100 ppm
- Operating temperature: -40°C to +85°C
 - Frequency stability options: ±25, ±50, or ±100 ppm
- Operating temperature: -40°C to +105°C
 - Frequency stability options: ±50 or ±100 ppm

Pin Assignments




Table 1.6-pin Package

lable	Table 1. 6-pin Package							
Pin#	Pin Name	Description						
1	E/D NC	Enable/Disable ^[a,b] No connect						
2	NC E/D	No connect Enable/Disable ^[a,b]						
3	GND	Connect to ground						
4	OUT	Output						
5	OUT2	Complementary output						
6	V_{DD}	Supply voltage						




Table 2. 4-pin Package

Pin#	Pin Name	Description
		Enable/Disable ^[a,b]
2	GND	Connect to ground
3	OUT	Output
4	V_{DD}	Supply voltage

[a] Pulled high internally = output enabled.

[b] Low = output disabled.

See Ordering Information for more details.

There is a dead zone between 1037.5MHz to 1300MHz. Contact www.idt.com/support for frequencies above 1300MHz.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the device. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Table 3. Absolute Maximum Ratings

Item		Rating				
V_{DD}	-0.5 to +5.0V					
E/D	-0.5V to V _{DD} + 0.5V					
OUT	-0.5V to V _{DD} + 0.5V	-0.5V to V _{DD} + 0.5V				
Storage Temperature	-55°C to 125°C	-55°C to 125°C				
Maximum Junction Temperature	125°C					
Core Current	65mA maximum					
Theta J _A	JU6	75.9 °C/W	JS6	89.6 °C/W		
Theta J _B		48.6°C/W	7 000	54.3 °C/W		

ESD Compliance

Table 4. ESD Compliance

Human Body Model (HBM)	1000V


Mechanical Testing

Table 5. Mechanical Testing *

Parameter	Test Method
Mechanical Shock	Half-sine wave with 0.3ms 3000G. X, Y, Z each direction 1 time.
Mechanical Vibration	Frequency: 10 to 55MHz amplitude: 1.5mm. Frequency: 55–2000Hz peak value: 20G. Duration time: 4H for each X,Y,Z axis; total 12hours.
High Temp Operating Life (HTOL)	2000 hours at 125°C (under power).
Hermetic Seal	Gross leak (air leak test). Fine leak (Helium leak test) He-pressure: 6kgf/cm² 2 hours.

^{*} MSL level does not apply.

Solder Reflow Profile





DC Electrical Characteristics

Note for all DC Electrical Characteristics tables: A pull-up resistor from V_{DD} to E/D enables output when pin 1 is left open.

Table 6. 3.3V IDD DC Electrical Characteristics

 V_{DD} = 3.3V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Output Type	Conditions	Minimum	Typical	Maximum	Units
		LVDS	0.016MHz to 400MHz.			97	
		LVDS	400.000+MHz to 1.5GHz.			122	- mA
	Current Consumption	LVPECL	0.016MHz to 212.5MHz.			115	
			212.5+MHz to 400MHz.			128	
I _{DD}			400+MHz to 670MHz.			142	
		HCSL	0.016MHz to 670MHz.			145	
		LVCMOS	0.016MHz to 62.5MHz.			98	
			62.5+MHz to 167MHz.			108	

Table 7. 2.5V IDD DC Electrical Characteristics

 V_{DD} = 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Output Type	Conditions	Minimum	Typical	Maximum	Units
		LVDS	0.016MHz to 400MHz.			90	
		LVDS	400.000+MHz to 1.35GHz.			103	
			0.016MHz to 156.25MHz.			102	
	Current Consumption	LVPECL	156.25+MHz to 400MHz.			112	mA
			400+MHz to 670MHz.			118	
IDD		HCSL	0.016MHz to 400MHz.			102	
			400.000+MHz to 670MHz.			112	
		LVCMOS	0.016MHz to 62.5MHz.			80	
			62.5+MHz to 125MHz.			85	
			125+MHz to 167MHz.			92	

3



Table 8. 1.8V IDD DC Electrical Characteristics

 V_{DD} = 3.3V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Output Type	Conditions	Minimum	Typical	Maximum	Units	
		LVDC	0.016MHz to 400MHz.			65		
	Current Consumption	LVDS	400.000+MHz to 1.0GHz.			72		
		LVPECL	0.016MHz to 250MHz.			75		
I _{DD}			250.000+MHz to 670MHz.			97	mA	
			HOCI	0.016MHz to 400MHz.			68	
		HCSL	400.000+MHz to 670MHz.			77		
		LVCMOS	0.016MHz to 125MHz.			58		

Table 9. LVDS DC Electrical Characteristics

 V_{DD} = 3.3V, 2.5V, 1.8V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard frequencies.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		0.25	0.4	0.5	
V _{OS}	Output Offset Voltage		1	1.17	1.375	V
V _{IH}	Enable/Disable Input High Voltage		70%V _{DD}			V
V _{IL}	Enable/Disable Input Low Voltage				30%V _{DD}	

Table 10. LVPECL DC Electrical Characteristics

 V_{DD} = 3.3V, 2.5V, 1.8V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard frequencies.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
		V _{DD} = 3.3V ±5%.	1.85		2.3	
V _{OH}	Output High Voltage	V _{DD} = 2.5V ±5%.	1.1		1.45	
		V _{DD} = 1.8V ±5%.	0.5		0.8	
	Output Low Voltage	V _{DD} = 3.3V ±5%.	1.1		1.65	V
V _{OL}		V _{DD} = 2.5V ±5%.	0.35		0.85	V
		V _{DD} = 1.8V ±5%.	0		0.25	
V _{IH}	Enable/Disable Input High Voltage		70%V _{DD}			
V _{IL}	Enable/Disable Input Low Voltage				30%V _{DD}	



Table 11. HCSL DC Electrical Characteristics

 V_{DD} = 3.3V, 2.5V, 1.8V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard frequencies.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
		V _{DD} = 3.3V ±5%.	0.6		1.1	
V_{OH}	Output High Voltage	V _{DD} = 2.5V ±5%.	0.55		0.95	
		V _{DD} = 1.8V ±5%.	0.45		0.7	V
V _{OL}	Output Low Voltage		0		0.2	V
V _{IH}	Enable/Disable Input High Voltage		70%V _{DD}			
V _{IL}	Enable/Disable Input Low Voltage				30%V _{DD}	

Table 12. LVCMOS DC Electrical Characteristics

 V_{DD} = 3.3V, 2.5V, 1.8V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard frequencies.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Differential Output Voltage		90%V _{DD}			
V _{OL}	Output Offset Voltage				10%V _{DD}	V
V _{IH}	Enable/Disable Input High Voltage		70%V _{DD}			V
V _{IL}	Enable/Disable Input Low Voltage				30%V _{DD}	



AC Electrical Characteristics

Table 13. 3.3V AC Electrical Characteristics

 V_{DD} = 3.3V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Т	est Condition	Minimum	Typical	Maximum	Units	
		LVDS.		0.016		1500		
F	Output Frequency Range	LVPECL, HCSL.		0.016		670	MHz	
		LVCMOS.		0.016		167		
		Temperature = -	20°C to +70°C.	±20		±100	ppm	
	Frequency Stability	Temperature = -	±25		±100	ppm		
		Temperature = -	±50		±100	ppm		
	Aging (1st year)	T _A = 25°C.				±3		
	Aging (10 years)	T _A = 25°C.			±10			
		LVDS.	Differential.		100			
	0 (- 11 1	LVPECL.	V _{DD} - 2.0V.		50		Ω	
	Output Load	HCSL.	To GND.		50			
		LVCMOS.	To GND.		15		pF	
T _{ST}	Start-up Time	Output valid time specified level.	e after V _{DD} meets minimum			10	ms	
		LVDS.			275	380		
	0 (10	LVPECL.	20% to 80% Vpk-pk.			400	ps	
t_R	Output Rise Time	HCSL.				330		
		LVCMOS.	10% to 90% V _{DD.}			3	ns	
		LVDS.			275	380		
	O (- 15-11 T'	LVPECL.	80% to 20% Vpk-pk.			400	ps	
t _F	Output Fall Time	HCSL.				330		
		LVCMOS.	90% to 10% V _{DD.}			3	ns	
		LVDS.		45		55		
		LVDECL	F _{OUT} ≤ 312.5MHz.	45		55		
0	0.1.101.10.10.1	LVPECL.	F _{OUT} > 312.5MHz.	40		60	%	
O_{DC}	Output Clock Duty Cycle	HCSL.		45		55		
		LVOMOO	F _{OUT} ≤ 62.5MHz.	45		55	Ì	
		LVCMOS.	F _{OUT} > 62.5MHz.	40		60		
T _{OE}	Output Enable/ Disable Time		<u>'</u>			100	ns	
		LVDS.			300	400		
£	Phase Jitter	LVPECL.			300	400		
f _{JITTER}	(12kHz-20MHz)	HCSL.			300	400	fsec	
		LVCMOS.	F _{OUT} = 100MHz.		300	400		

6



Table 14. 2.5V AC Electrical Characteristics

 V_{DD} = 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Te	est Condition	Minimum	Typical	Maximum	Units
		LVDS.		0.016		1350	
_	Outsut Francisco Dance	LVPECL.		0.75		670	
F	Output Frequency Range	HCSL.		0.016		670	MHz
		LVCMOS.		0.016		167	
		Temperature = -2	±20		±100	ppm	
	Frequency Stability	Temperature = -4	±25		±100	ppm	
		Temperature = -4	±50		±100	ppm	
	Aging (1st year)	T _A = 25°C.				±3	
	Aging (10 years)	T _A = 25°C.				±10	
		LVDS.	Differential.		100		
	0 (- 1) 1	LVPECL.	V _{DD} - 2.0V.		50		Ω
	Output Load	HCSL.	To GND.		50		•
		LVCMOS.	To GND.		15		pF
T _{ST}	Start-up Time	Output valid time specified level.	after V _{DD} meets minimum			10	ms
		LVDS.			300	400	
	t _R Output Rise Time	LVPECL.	20% to 80% Vpk-pk.		250	630	ps
t _R		HCSL.				315	•
		LVCMOS.	10% to 90% V _{DD.}			3	ns
		LVDS.			300	400	
	O (- 15-117'	LVPECL.	80% to 20% Vpk-pk.		360	630	ps
t _F	Output Fall Time	HCSL.				315	
		LVCMOS.	90% to 10% V _{DD} .			3	ns
		LVDS.		45		55	
		L)/DEOL	F _{OUT} ≤ 156.25MHz.	45		55	
0	0.1.101.10.10.1	LVPECL.	F _{OUT} ≤ 156.25MHz.	40		60	0.
O_{DC}	Output Clock Duty Cycle	HCSL.		45		55	%
			F _{OUT} ≤ 62.5MHz.	45		55	•
		LVCMOS.	F _{OUT} > 62.5MHz.	40		60	
T _{OE}	Output Enable/ Disable Time					100	ns
		LVDS.			400	500	
_	Phase Jitter	LVPECL.			350	500	fsec
f _{JITTER}	(12kHz–20MHz)	HCSL.			350	500	
		LVCMOS.	F _{OUT} = 100MHz.		350	500	



Table 15. 1.8V AC Electrical Characteristics

 V_{DD} = 1.8V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Test	Condition	Minimum	Typical	Maximum	Units	
		LVDS.		0.016		1000		
F	Output Frequency Range	LVPECL, HCSL.		0.016		670	MHz	
		LVCMOS.		0.016		125		
		Temperature = -20°	C to +70°C.	±20		±100	ppm	
	Frequency Stability	Temperature = -40°	±25		±100	ppm		
		Temperature = -40°	C to +105°C.	±50		±100	ppm	
	Aging (1st year)	T _A = 25°C.				±3		
	Aging (10 years)	T _A = 25°C.				±10		
		LVDS.	Differential.		100			
	Output Load	LVPECL, HCSL.	To GND.		50		Ω	
		LVCMOS.	To GND.		10		pF	
T _{ST}	Start-up Time	Output valid time af specified level.	·			10	ms	
		LVDS.			250	315		
	0 () 10	LVPECL.	20% to 80% Vpk-pk.		250	350	ps	
t_R	Output Rise Time	HCSL.				320		
		LVCMOS.	10% to 90% V _{DD.}		5		ns	
		LVDS.			250	315		
	0 4 45 11 7	LVPECL. 80% to 20% \			250	350	ps	
t _F	Output Fall Time	HCSL.				320		
		LVCMOS.	90% to 10% V _{DD.}		5		ns	
		11/00	F _{OUT} ≤ 156.25MHz.	45		55		
		LVDS.	F _{OUT} ≤ 156.25MHz.	40		60		
		LVDEOL	F _{OUT} ≤ 312.5MHz.	45		55		
O_{DC}	Output Clock Duty Cycle	LVPECL.	F _{OUT} > 312.5MHz.	40		60	%	
		HCSL.	1	40		60		
		LVCMOS	F _{OUT} ≤ 62.5MHz.	45		55		
		LVCMOS.	F _{OUT} > 62.5MHz.	40		60		
T _{OE}	Output Enable/ Disable Time		,			100	ns	
		LVDS.			800	1200		
f	Phase Jitter	LVPECL.			750	1200	fsec	
f _{JITTER}	(12kHz–20MHz)	HCSL.			100	1200		
		LVCMOS.	F _{OUT} = 100MHz.		800	1200		




Notes for all AC Electrical Characteristics tables:

- $^{\rm 1}$ A pull-up resistor from $\rm V_{DD}$ to E/D enables output when pin 1 is left open.
- 2 Installation should include a 0.01 μF bypass capacitor placed between VDD and GND to minimize power supply line noise.
- ³ Stability is inclusive of 25°C tolerance, operating temperature range, input voltage change, load change, aging, shock and vibration.
- ⁴ Standard LVCMOS frequencies include 10MHz, 12MHz, 12.288MHz, 16MHz, 20MHz, 24MHz, 24.576MHz, 25MHz, 33.333MHz, 40MHz, 48MHz, 50MHz, 100MHz, 125MHz and 156.25MHz.
- ⁵ Standard differential frequencies include 100MHz, 106.25MHz, 125MHz, 150MHz, 155.52MHz, 156.25MHz, 200MHz, 212.5MHz, 250MHz, 300MHz, 312.5MHz and 400MHz.

Output Waveforms

Figure 1. LVDS Output Waveforms

Output Levels/Rise Time/Fall Time Measurements



Oscillator Symmetry







Figure 2. LVPECL Output Waveforms

Rise Time/Fall Time Measurements







Figure 3. HCSL Output Waveforms

Rise Time/Fall Time Measurements










Figure 4. LVCMOS Output Waveforms





Oscillator Symmetry




Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the links below. The package information is the most current data available.

www.idt.com/document/psc/js6-package-outline-50-x-32-mm-body-11-mm-thick www.idt.com/document/psc/ju6-package-outline-70-x-50-mm-body-13-mm-thick www.idt.com/document/psc/js4-package-outline-50-x-32-mm-body-11-mm-thick www.idt.com/document/psc/ju4-package-outline-70-x-50-mm-body-13-mm-thick



Ordering Information




^{* ±20}ppm for X (-20°C to +70°C) only.

^{**} $\pm 100\,\mathrm{ppm}$ and $\pm 50\,\mathrm{ppm}$ for K (-40°C to +105°C) only.



Revision History

Revision Date	Description of Change
June 28, 2019	Added footnote to frequency range bullet under front page Features
June 25, 2018	Updated Package Outline Drawings section.
November 22, 2017	 Updated Theta JA and JB in Absolute Maximum Ratings table. Added MSL statement under Mechanical Testing table. Updated ordering information.
October 19, 2017	 Updated document title. Updated Features bullets. Updated Absolute Maximum Ratings and ESD Compliance tables. Added -40°C to +105°C rating to all electrical tables. Removed phase noise charts. Updated Ordering Information table.
May 12, 2017	 Reformatted embedded tables. Removed "Jitter Performance" tables and moved the "Phase Jitter (12kHz–20MHz)" parameter to its respective AC Electrical Characteristics table. Updated all Output Waveform drawings.
December 1, 2016	Initial release



70.50




ADDED LID IN TOP VIEW INITIAL RELEASE REVISIONS
DESCRIPTION

04/2/12 07/12/12 12/03/12

SS 중 무 DATE

APPROVED



NOTES:

SIDE VIEW

1. ALL DIMENSIONS IN MM.

			CHECKED	DRAWN RAC 04/2/12	APPROVALS	XXXX±	XXX	MAL	UNLESS SPECIFIED
				04/2/12	DATE		H	ANGULAR	CIFIED
DO NO	С	JZIS			TITLE	8	6	M	
DO NOT SCALE DRAWING	PSC-4411	DRAWING No.	1.1 mm Thick	5.0 x 3.2 mm BODY	JS6 PACKAGE OUTLINE	www.IDI.com	•		
				¥	M	AX: (408)	HONE: (4	ian Jose,	024 Silve
SHEET 1 OF 2						FAX: (408) 492-8674	PHONE: (408) 727-6116	San Jose, CA 95138	6024 Silver Creek Valley Rd
1 OF 2	03	REV				4	116		alley Rd


ļ	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \)	1.27-	I
			A V	2.54
.00				<u> </u>
	-		•	


RECOMMENDED LAND PATTERN

- ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
 TOP DOWN VIEW. AS VIEWED ON PCB.
 COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
 LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
 LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

		_			
03	02	91	00	REV	
UPDATE PACKAGE DRAWING	UPDATED LID TOLERANCES	ADDED LID IN TOP VIEW	INITIAL RELEASE	DESCRIPTION	REVISIONS
8/8/14	12/03/12	07/12/12	04/2/12	DATE	
J.HUA	XS	XS	DP	APPROVED	

			CHECKED	DRAWN RAC 04/2/12	APPROVALS	XXXX±	XX+ +	DECIMAL	UNLESS SPECIFIED
				04/2/12	DATE		H	ANGULAR	IFIED
DO NO	С	SIZE			TITLE	W	4	4	
DO NOT SCALE DRAWING	PSC-4411	DRAWING No.	1.1 mm Thick	5.0 x 3.2 mm BODY	JS6 PACKAGE OUTLINE	www.IDT.com	•		
				Dγ	E	FAX: (408)	PHONE: (4	San Jose, CA 95138	6024 Silve
SHEET 2 OF 2						FAX: (408) 492-8674	PHONE: (408) 727-6116	CA 95138	TM 6024 Silver Creek Valley Rd
0F 2	0.5	REV					16		lley Rd





750	· ·
5.08	54
0)

DESCRIPTION
INITIAL RELEASE
UPDATE PACKAGE DRWING


DATE 10/5/12 8/12/14

APPROVED KS J.HUA

NOTES: 1. ALL DIMENSIONS IN MM.

SIDE VIEW

			CHECKED	DRA	₹	ΧX	8	໘	⊆≾
			8	DRAWN X3	APPROVALS	XXX	ž	₽	UNLESS SPECIFIED
				10/03/12	DATE		+	ANGULAR	SPIED
DO NO	С	SIZE			TITLE	ş	A	W	
DO NOT SCALE DRAWING	PSC-4430	DRAWING No.	1.3 mm Thick	7.0 x 5.0 mm BODY	JU6 PACKAGE OUTLINE	www.IDT.com FAX: (408	PHONE: (4	San Jose,	6024 Silv
SHEET 1 OF 2						FAX: (408) 492-8674	PHONE: (408) 727-6116	San Jose, CA 95138	6024 Silver Creek Valley Rd
OF 2	01	REV				Ĺ	116	_	alley Rd



REVISIONS
DESCRIPTION
INITIAL RELEASE
UPDATE PACKAGE DRWING


8/12/14

APPROVED KS VNH'r

RECOMMENDED LAND PATTERN

- ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
 TOP DOWN VIEW. AS VIEWED ON PCB.
 COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
 LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
 LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

		CHECKED	BRAWN 263	APPROVALS	XXXX±	₽	TOLERANCES UNLESS SPECIFIED
			10/03/12	DATE		ANGULAR	NFIED
DO NO	C			THE.	§	4	9
DO NOT SCALE DRAWING	PSC-4430	1.3 mm Thick	7.0 x 5.0 mm BODY	JU6 PACKAGE OUTLINE	WWW.IDT.com FAX: (408) 492-8674	San Jose, CA 95138 PHONE: (408) 727-6116	6024 Silver Creek Valley Rd
SHEET					492-86	CA 9513 08) 727-	ar Creek
SHEET 2 OF 2	으 🎖				74	816	/alley Rd




1 2.54 →

REVISIONS
DESCRIPTION
INITIAL RELEASE
UPDATED LID TOLERANCES
UPDATE PACKAGE DRAWING

DATE APPROVED
08/21/12 K. Stahn
12/03/12 K. Stahn
8/8/14 J.HUA

7 *



10.64


BOTTOM VIEW



			CHECKED	DRAWN XL	APPROVALS	±XXXX	XX	DECIMAL	TOLERANCES UNLESS SPECIFIED
				07/16/12	DATE		+	ANGULAR	ř
DO NOT SCALE DRAWING SHEET 1 OF 2	C PSC-4429	DRAW	1.1 mm Thick	5.0 x 3.2 mm BODY	TITLE JS4 PACKAGE OUTLINE	WWW IDT com FAX: (408) 492-8674	PHONE: (408) 727-6116	San Jose, CA 95138	6024 Silver Creek Valley Rd
1 OF 2	02	R				•	116	-	alley Rd

	\vdash	L	\circ	
<u>S</u>		-	0.5	
Ĕ				
	 1.1+0.1		•	


02 UPDATE PAC	01 UPDATED L	00 NITIAI	REV DES	
UPDATE PACKAGE DRAWING	UPDATED LID TOLERANCES	INITIAL RELEASE	DESCRIPTION	REVISIONS
8/8/14	12/03/12	08/21/12 K. Stahn	DATE	
J.HUA	K. Stahn	K. Stahn	APPROVED	




RECOMMENDED LAND PATTERN

- ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
 TOP DOWN VIEW. AS VIEWED ON PCB.
 COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
 LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
 LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

			CHECKED	DRAWN XL	APPROVALS	XXX	À	TOLERANCES UNLESS SPECIFIED
				07/16/12	DATE		ANGULAR	NED)
DO NO	С	SIZE			ᆵ	W	4	
DO NOT SCALE DRAWING	PSU-4429	DRAWING No.	1.1 mm Thick	5.0 x 3.2 mm BODY	JS4 PACKAGE OUTLINE	www.IDT.com		
				₹	Ä	FAX: (408	San Jose, PHONE: (4	6024 Silw
SHEET 2 OF 2						FAX: (408) 492-8674	San Jose, CA 95138 PHONE: (408) 727-6116	6024 Silver Creek Valley Rd
야 2	02	REV					5	lley Rd





J.HUA	8/11/14	1 UPDATE PACKAGE DRWING	01
KS	10/09/12) INITIAL RELEASE	00
APPROVED	DATE	V DESCRIPTION	REV
		REVISIONS	

RECOMMENDED LAND PATTERN

- . ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
 . TOP DOWN VIEW. AS VIEWED ON PCB.
 . COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
 . LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
 . LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

			CHECKED	DRAWN XL	APPROVALS	XXXX±	XX	MAL	UNLESS SPECIFIED
				10/05/12	DATE		+	ANGULAR	SIFIED
DO NO	C	SIZE			III.E	ş	4	M	
DO NOT SCALE DRAWING	PSC-4431	DRAWING No.	1.3 mm Thick	7.0 x 5.0 mm BODY	TITLE JU4 PACKAGE OUTLINE	www IDT com FAX	PHC PHC	San	
SHEET 2 OF 2					m	FAX: (408) 492-8674	PHONE: (408) 727-6116	San Jose, CA 95138	6024 Silver Creek Valley Rd
. OF 2	9	REV				4	116		alley Rd

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products
 and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your
 product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of
 these circuits. software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or
 other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this
 document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/