

#### **500V N-Channel MOSFET**

#### **General Features**

- **Advanced Planar Process**
- $R_{DS(ON),typ.}$ =170 m $\Omega$ @ $V_{GS}$ =10V
- Low Gate Charge Minimize Switching Loss
- Rugged Poly silicon Gate Structure

## **Applications**


- **BLDC Motor Driver**
- Electric Welder
- High Efficiency SMPS

# **Ordering Information**

Part Number	Package	Brand	
PTW28N50	TO-3P	ĭ	

# P6 Lead Free Package and Finish

BV <sub>DSS</sub>	R <sub>DS(ON),typ.</sub>	I <sub>D</sub>
500V	170mΩ	28A



 $T_C=25^{\circ}C$  unless otherwise specified

## **Absolute Maximum Ratings**

Symbol	Parameter	PTW28N50	Unit	
V <sub>DSS</sub>	Drain-to-Source Voltage	500	\/	
V <sub>GSS</sub>	Gate-to-Source Voltage	±30	V	
	Continuous Drain Current	28		
I <sub>D</sub>	Continuous Drain Current @ Tc=100℃	18	Α	
I <sub>DM</sub>	Pulsed Drain Current at V <sub>GS</sub> =10V <sup>[2,4]</sup>	112	$\exists$	
E <sub>AS</sub>	Single Pulse Avalanche Energy	3000	mJ	
dv/dt	Peak Diode Recovery dv/dt <sup>[3]</sup>	5.0	V/ns	
n	Power Dissipation	300	W	
$P_D$	Derating Factor above 25°C	2.38	W/°C	
T <sub>L</sub> T <sub>PAK</sub>	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260	$^{\circ}$	
T <sub>J</sub> & T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to 150		

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

## **Thermal Characteristics**

Symbol	Parameter	PTW28N50	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case	0.42	
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	55	°C/W



# **Electrical Characteristics**

#### **OFF Characteristics** T<sub>J</sub> =25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	500	-		٧	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA
	I <sub>DSS</sub> Drain-to-Source Leakage Current			1	uA	V <sub>DS</sub> =500V, V <sub>GS</sub> =0V
IDSS				125		$V_{DS}$ =400V, $V_{GS}$ =0V, $T_J$ =125 $^{\circ}$ C
	Gate-to-Source Leakage Current +100 nA	nΛ	V <sub>GS</sub> =+30V, V <sub>DS</sub> =0V			
I <sub>GSS</sub>				-100	ПА	V <sub>GS</sub> =-30V, V <sub>DS</sub> =0V

#### **ON Characteristics**

T<sub>J</sub> =25 °C unless otherwise specified

711				1,0	, 2000	inicoo otrici wioc opcomed
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R <sub>DS(ON)</sub>	Static Drain-to-Source On-Resistance		170	210	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =14A
$V_{\text{GS(TH)}}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS}=V_{GS}$ , $I_{D}=250uA$
<b>g</b> FS	Forward Transconductance		32		S	V <sub>DS</sub> =25V, I <sub>D</sub> =14A

#### **Dynamic Characteristics**

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C <sub>iss</sub>	Input Capacitance		4.28			\/ =0\/
C <sub>rss</sub>	Reverse Transfer Capacitance		0.19		nF	$V_{GS}$ =0V, $V_{DS}$ =25V, $f$ =1.0MH $_{Z}$
C <sub>oss</sub>	Output Capacitance		1.41			
Qg	Total Gate Charge		78			
Q <sub>gs</sub>	Gate-to-Source Charge		21		nC	$V_{DD}$ =250V, $I_{D}$ =28A, $V_{GS}$ =0 to 10V
$Q_{gd}$	Gate-to-Drain (Miller) Charge		20			

## **Resistive Switching Characteristics**

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		25			
<b>t</b> rise	Rise Time		39		nS	V <sub>DD</sub> =250V, I <sub>D</sub> =14A,
td(OFF)	Turn-Off Delay Time		100			$V_{GS}$ = 10V RG=10 $\Omega$
<b>t</b> fall	Fall Time		36			



## **Source-Drain Body Diode Characteristics**

 $T_J$ =25  $^{\circ}$ C unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I <sub>SD</sub>	Continuous Source Current <sup>[2]</sup>			28	^	Integral PN-diode in
I <sub>SM</sub>	Pulsed Source Current <sup>[2]</sup>			110	A	MOSFET
V <sub>SD</sub>	Diode Forward Voltage			1.5	V	I <sub>S</sub> =28A, V <sub>GS</sub> =0V
trr	Reverse recovery time		535		ns	V <sub>GS</sub> =0V ,I <sub>F</sub> =28A,
Qrr	Reverse recovery charge		4.6		uC	dir/dt=100A/μs

#### Note:

<sup>[1]</sup> T<sub>J</sub>=+25  $^{\circ}$ C to +150  $^{\circ}$ C .


<sup>[2]</sup> Silicon limited current only.

<sup>[2]</sup> Silicon inflitted current only.
[3] Package limited current.
[4] Repetitive rating; pulse width limited by maximum junction temperature.
[5] Pulse width≤380µs; duty cycle≤2%.




## **Typical Characteristics**

Figure 1. Maximum Transient Thermal Impedance



Rectangular Pulse Duration, Seconds

Figure 2. Max. Power Dissipation vs Case Temperature






Figure 4. Output Characteristics





Figure 5. Rdson vs Gate Voltage



Vgs, Gate-Source Voltage, Volts



## **Typical Characteristics**(Cont.)

Figure 6. Peak Current Capability




Figure 7. Transfer Characteristics

PULSE DURATION = 10 μS
12 DUTY FACTOR = 0.5% MAX
VDS=30V
4.0
4.0
3.0
4.0
5.0
6.0
7.0
8.0
Vgs, Gate to Source Voltage, Volts

Figure 9. Drain to Source ON Resistance vs Drain Current




Figure 8. Unclamped Inductive Switching





Figure 10. Rdson vs Junction





## **Typical Characteristics**(Cont.)




Figure 13. Maximum Safe Operating Area




Figure 15 . Typical Gate Charge




Figure 12. Threshold Voltage vs
Temperature




Figure 14. Capacitance vs Vds





Figure 16.Body Diode Transfer





## **Test Circuits and Waveforms**




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



# Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



#### **Disclaimers:**

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

#### Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

#### As used herein:

- 1. Life support devices or systems are devices or systems which:
  - a. are intended for surgical implant into the human body,
  - b. support or sustain life,
  - whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.