

650V N-Channel MOSFET


(P6) Lead Free Package and Finish

BV_{DSS} R_{DS(ON),typ.} I_D 650V 0.38Ω 20A

General Features

- Proprietary New Planar Technology
- $R_{DS(ON),typ.}$ =0.38 Ω @ V_{GS} =10V
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

- Adaptor
- TV Main Power
- **SMPS** Power Supply
- **LCD Panel Power**



Package No to Scale

Ordering Information

Part Number	Package	Brand
PTP20N65A	TO-220	ĭ
PTA20N65A	TO-220F	ĭ

Absolute Maximum Ratings

T_C=25 ℃ unless otherwise specified

Symbol	Parameter	PTP20N65A	PTA20N65A	Unit	
V _{DSS}	Drain-to-Source Voltage ^[1]	650		V	
V _{GSS}	Gate-to-Source Voltage	±30		V	
I _D	Continuous Drain Current	2	0		
I _{D @ Tc =100} ℃	Continuous Drain Current @ Tc=100℃	Figu	ire 3	Α	
I _{DM}	Pulsed Drain Current at V _{GS} =10V ^[2]	Figu	ire 6		
E _{AS}	Single Pulse Avalanche Energy	1200		mJ	
dv/dt	Peak Diode Recovery dv/dt[3]	5.0		V/ns	
D	Power Dissipation	160	65	W	
P_D	Derating Factor above 25℃	1.28	0.52	W/°C	
T _L T _{PAK}	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260		$^{\circ}$	
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150			

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	PTP20N65A	PTA20N65A	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case	0.78	1.92	20
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62	100	°C/ W



Electrical Characteristics

OFF Characteristics T_J =25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	650			V	V _{GS} =0V, I _D =250uA
	1		V _{DS} =650V, V _{GS} =0V			
I _{DSS}	Drain-to-Source Leakage Current	ain-to-Source Leakage Current 100 uA	uA	V _{DS} =520V, V _{GS} =0V, T _J =125℃		
	Cata ta Sauraa Laakaga Current			+100	^	V _{GS} =+30V, V _{DS} =0V
I _{GSS} Gate-to-Source Leakage Current			-100	nA	V _{GS} =-30V, V _{DS} =0V	

ON Characteristics

T_J =25 ℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance ^[4]		0.38	0.50	Ω	V _{GS} =10V, I _D =10A
$V_{\text{GS(TH)}}$	Gate Threshold Voltage	2.0		4.0	V	V_{DS} = V_{GS} , I_D =250uA
gfs	Forward Transconductance ^[4]		15		S	VDS=15V,ID=10A

Dynamic Characteristics

Essentially independent of operating temperature

Jiidiiiio		ating temperature				
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		2600		pF	V_{GS} =0V, V_{DS} =25V, f=1.0MH _Z
C _{rss}	Reverse Transfer Capacitance		36			
C _{oss}	Output Capacitance		230			
Q _g	Total Gate Charge		65		nC	V_{DD} =325V, I_{D} =20A, V_{GS} =0 to 10V
Q _{gs}	Gate-to-Source Charge		12			
Q_{gd}	Gate-to-Drain (Miller) Charge		25			

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		35		nS	
trise	Rise Time		190			V _{DD} =325V, I _D =20A,
td(OFF)	Turn-Off Delay Time		75			V_{GS} = 10V R _G =25 Ω
t fall	Fall Time		130			



Source-Drain Body Diode Characteristics T_J=25℃ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions	
I _{SD}	Continuous Source Current ^[4]			20	Α	Integral PN-diode in MOSFET	
I _{SM}	Pulsed Source Current ^[4]			80			
V _{SD}	Diode Forward Voltage			1.5	V	I _S =20A, V _{GS} =0V	
trr	Reverse recovery time		800		ns	V _{GS} =0V ,I _F =20A,	
Qrr	Reverse recovery charge		3.5		uC	dir/dt=100A/µs	

Note:


^[1] T_J=+25℃ to +150℃

^[2] Repetitive rating; pulse width limited by maximum junction temperature. [3] ISD= 20A di/dt < 100 A/µs, VDD < BVDSS, TJ=+150 °C.

^[4] Pulse width≤380µs; duty cycle≤2%.



Typical Characteristics



t_p, Rectangular Pulse Duration (s)

Figure 2. Maximum Power Dissipation vs Case Temperature




Figure 4. Typical Output Characteristics




Figure 3. Maximum Continuous Drain Current vs Case Temperature






Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current





Typical Characteristics(Cont.)

Figure 6. Maximum Peak Current Capability



I_{AS}, Avalanche Current (A)

Figure 7. Typical Transfer Characteristics




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current




Figure 8. Unclamped Inductive Switching Capability





Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature





Typical Characteristics(Cont.)

Figure 11. Typical Breakdown Voltage vs Junction Temperature





Figure 13. Maximum Forward Bias Safe Operating Area



V_{DS}, Drain-to-Source Voltage (V)

Figure 15 . Typical Gate Charge




Figure 12. Typical Threshold Voltage vs Junction Temperature




Figure 14. Capacitance vs Vds





Figure 16. Typical Body Diode Transfer





Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.