


### Pin Arrangement



(Top view)

### Function Table

Input				Output	
Preset	Clear	Clock	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	$Q_0$	$\bar{Q}_0$

H; high level, L; low level, X; irrelevant, ↑; transition from low to high level,

$Q_0$ ; level of Q before the indicated steady-state input conditions were established.

$\bar{Q}_0$ ; complement of  $Q_0$  or level of Q before the indicated steady-state input conditions were established.

\*;This configuration is nonstable, that is, it will not persist when preset and clear inputs return to their inactive (high) level.

## Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage	$V_{CC}$	7	V
Input voltage	$V_{IN}$	7	V
Power dissipation	$P_T$	400	mW
Storage temperature	$T_{STG}$	-65 to +150	°C

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

## Recommended Operating Conditions

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{CC}$	4.75	5.00	5.25	V
Output current	$I_{OH}$	—	—	-400	$\mu A$
	$I_{OL}$	—	—	8	mA
Operating temperature	$T_{OPR}$	-20	25	75	°C
Clock frequency	$f_{clock}$	0	—	25	MHz
Pulse width	Clock High	$t_w$	25	—	ns
	Clear Preset	$t_w$	25	—	
Setup time	"H" Data	$t_{SU}$	20↑	—	ns
	"L" Data	$t_{SU}$	20↑	—	
Hold time	$t_h$	5↑	—	—	ns

Note: ↑; The arrow indicates the rising edge.


**Electrical Characteristics**

(Ta = -20 to +75 °C)

Item	Symbol	min.	typ.*	max.	Unit	Condition
Input voltage	V <sub>IH</sub>	2.0	—	—	V	V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -400 μA
	V <sub>IL</sub>	—	—	0.8	V	
Output voltage	V <sub>OH</sub>	2.7	—	—	V	V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, V <sub>IH</sub> = 2 V
	V <sub>OL</sub>	—	—	0.5	V	I <sub>OL</sub> = 8 mA
		—	—	0.4		V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 4 mA
Input current	D	I <sub>IH</sub>	—	—	20	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 2.7 V
	Clear		—	—	40	
	Preset		—	—	40	
	Clock		—	—	20	
	D	I <sub>IL</sub>	—	—	-0.4	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V
	Clear		—	—	-0.8	
	Preset		—	—	-0.8	
	Clock		—	—	-0.4	
Input current	D	I <sub>I</sub>	—	—	0.1	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 7 V
	Clear		—	—	0.2	
	Preset		—	—	0.2	
	Clock		—	—	0.1	
Short-circuit output current	I <sub>OS</sub>	-20	—	-100	mA	V <sub>CC</sub> = 5.25 V
Supply current	I <sub>CC</sub> **	—	4	8	mA	V <sub>CC</sub> = 5.25 V
Input clamp voltage	V <sub>IR</sub>	—	—	-1.5	V	V <sub>CC</sub> = 4.75 V, I <sub>IN</sub> = -18 mA

Notes: \* V<sub>CC</sub> = 5 V, Ta = 25°C\*\* With all output open, I<sub>CC</sub> is measured with the Q and  $\bar{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.**Switching Characteristics**(V<sub>CC</sub> = 5 V, Ta = 25°C)


Item	Symbol	Inputs	Outputs	min.	typ.	max.	Unit	Condition
Maximum clock frequency	f <sub>max</sub>			25	33		MHz	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ
Propagation delay time	t <sub>PLH</sub>	Clear, Clock or Preset	Q, $\bar{Q}$	—	13	25	ns	
	t <sub>PHL</sub>			—	25	40	ns	

**Timing Definition**

## Testing Method


### Test Circuit

- $f_{\max}$ ,  $t_{PLH}$ ,  $t_{PHL}$  (Clock  $\rightarrow Q, \bar{Q}$ )




- Notes:
1. Test is put into the each flip-flop.
  2.  $C_L$  includes probe and jig capacitance.
  3. All diodes are 1S2074(H).


- $t_{PLH}, t_{PHL}$  (Clear or Preset  $\rightarrow Q, \bar{Q}$ )



- Notes:
1. Test is put into the each flip-flop.
  2.  $C_L$  includes probe and jig capacitance.
  3. All diodes are 1S2074(H).


**Waveforms 1**

Note: Clock input pulse;  $t_{TLH} \leq 15$  ns,  $t_{THL} \leq 6$  ns, PRR = 1 MHz, duty cycle = 50% and for  $f_{max}$ ,  $t_{TLH} = t_{THL} \leq 2.5$  ns

**Waveforms 2**

Note: Clear and presel input pulse;  $t_{TLH} \leq 15$  ns,  $t_{THL} \leq 6$  ns, PRR = 1 MHz,

## DIP14



以上信息仅供参考. 如需帮助联系客服人员。谢谢 XINLUDA