


description


Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by>two counter and a three-stage binary counter for which the count cycle length is divide-by*five for the 74LS90 divide4 and the divide-by-eight for the 74LS93

All of these counters have a gated zero reset and the 74LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.



To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the Qa output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the 74LS90 counters by connecting the Qd output to the CKA input and applying the input count to the CKB input which gives a divide-by-ten square wave at output Qa .



74LS93



logic symbols†



XD74LS90 DIP-14
XD74LS93 DIP-14

74LS90
BCD COUNT SEQUENCE
(See Note A)

COUNT	OUTPUT			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

74LS90
BI-QUINARY (5-2)
(See Note B)

COUNT	OUTPUT			
	Q _A	Q _D	Q _C	Q _B
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

74LS90
RESET/COUNT FUNCTION TABLE

RESET INPUTS				OUTPUT			
R ₀₍₁₎	R ₀₍₂₎	R ₉₍₁₎	R ₉₍₂₎	Q _D	Q _C	Q _B	Q _A
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	COUNT			
L	X	L	X	COUNT			
L	X	X	L	COUNT			
X	L	L	X	COUNT			

74LS93
COUNT SEQUENCE
(See Note C)

COUNT	OUTPUT			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H


74LS93 74LS90
RESET/COUNT FUNCTION TABLE

RESET INPUTS		OUTPUT			
R ₀₍₁₎	R ₀₍₂₎	Q _D	Q _C	Q _B	Q _A
H	H	L	L	L	L
L	X	COUNT			
X	L	COUNT			


- NOTES: A. Output Q_A is connected to input CKB for BCD count.
B. Output Q_D is connected to input CKA for bi-quinary count.
C. Output Q_A is connected to input CKB.
D. H = high level, L = low level, X = irrelevant

logic diagrams (positive logic)

74LS90



74LS93




The J and K inputs shown without connection or* for r_{UR^*} only and are functionally at high level.

Pin numbers shown in O are (or the 74LS93 and pin numbers shown in I) ar* for

schematics of inputs and outputs

74LS90 74LS93




XD74LS90 DIP-14

XD74LS93 DIP-14

schematics of inputs and outputs (continued)

74LS90 74LS93



XD74LS90 DIP-14

XD74LS93 DIP-14

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage: R inputs	7 V
A and B inputs	5.5 V
Operating free-air temperature range: 74LS90 74LS93	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	74LS90 74LS93			UNIT
	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.75	5	5.25	V
High-level output current, I_{OH}			-400	μA
Low-level output current, I_{OL}			8	mA
Count frequency, f_{count} (see Figure 1)	A input B input	0 0	32 16	MHz
Pulse width, t_w	A input B input Reset inputs	15 30 30		ns
Reset inactive-state setup time, t_{su}		25		ns
Operating free-air temperature, T_A		0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]		74LS90 74LS93			UNIT
			MIN	TYP [‡]	MAX	
V_{IH} High-level input voltage			2			V
V_{IL} Low-level input voltage					0.8	V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -18 \text{ mA}$				-1.5	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = V_{IL\text{max}}$, $I_{OH} = -400 \mu\text{A}$		2.7	3.4		V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $I_{OL} = 4 \text{ mA}^{\$}$	$I_{OL} = 4 \text{ mA}^{\$}$	0.25	0.4		V
	$V_{IL} = V_{IL\text{max}}$,	$I_{OL} = 8 \text{ mA}^{\$}$	0.35	0.5		
I_I Input current at maximum input voltage	Any reset CKA CKB	$V_{CC} = \text{MAX}$, $V_I = 7 \text{ V}$			0.1 0.2 0.4	
I_{IH} High-level input current	Any reset CKA CKB	$V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$			20 40 80	μA
I_{IL} Low-level input current	Any reset CKA CKB	$V_{CC} = \text{MAX}$, $V_I = 2.7 \text{ V}$			-0.4 -2.4 -3.2	mA
I_{OS} Short-circuit output current [§]		$V_{CC} = \text{MAX}$		-20	-100	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$, See Note 3	'LS90		9	15	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.[¶] Q_A outputs are tested at specified I_{OL} plus the limit value of I_{IL} for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.NOTE 3: I_{CC} is measured with all outputs open, both R_O inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	74LS93			UNIT
		MIN	TYP [‡]	MAX	
V _{IH} High-level input voltage		2			V
V _{IL} Low-level input voltage				0.8	V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -18 mA			-1.5	V
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max, I _{OH} = -400 μ A	2.7	3.4		V
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max	I _{OL} = 4 mA [§]	0.25	0.4	V
		I _{OL} = 8 mA [§]	0.35	0.5	
Input current I _I at maximum input voltage	Any reset	V _{CC} = MAX, V _I = 7 V		0.1	mA
	CKA or CKB	V _{CC} = MAX, V _I = 5.5 V		0.2	
I _{IH} High-level input current	Any reset			20	μ A
	CKA or CKB	V _{CC} = MAX, V _I = 2.7 V		80	
I _{IL} Low-level input current	Any reset			-0.4	mA
	CKA	V _{CC} = MAX, V _I = 0.4 V		-2.4	
	CKB			-1.6	
I _{OS} Short-circuit output current [§]	V _{CC} = MAX		-20	-100	mA
I _{CC} Supply current	V _{CC} = MAX, See Note 3		9	15	mA

For condition shown as MIN or MAX. unless otherwise specified under the conditions listed.
(All typical values are at V_{CC} = 5 V, TA = 25°C.)

†Not more than one output should be shorted at a time, and duration of short circuit should not exceed one second.
§One output tested at specified I_{OL} plus the limit value for 1/L CMOS Input. This specifies driving CMOS output **N** maintains full fan-out capability.

NOTE 3: Ice H must be written while output* open. both R_Q inputs grounded following momentary connection to 4.5 V, and M other inputs grounded.

switching characteristics, V_{CC} = 5 V, TA = 25°C


PARAMETER#	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	74LS90			74LS93			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f _{max}	CKA	Q _A	C _L = 15 pF, R _L = 2 k Ω See Figure 1	32	42		32	42		MHz
	CKB	Q _B		16			16			
	CKA	Q _A		10	16		10	16		ns
	CKA	Q _D		12	18		12	18		
	CKB	Q _B		32	48		46	70		ns
	CKB	Q _C		34	50		46	70		
	CKB	Q _D		10	16		10	16		ns
	Set-to-0	Any		14	21		14	21		
	Set-to-9	Q _A , Q _D		21	32		21	32		ns
	Set-to-9	Q _B , Q _C		23	35		23	35		

#f_{max} = maximum count frequency

t_{PLH} = propagation delay time, low-to-high-level output

t_{PHL} = propagation delay time, high-to-low-level output

PARAMETER MEASUREMENT INFORMATION




NOTES:


- A. Input pulses are supplied by a generator having the following characteristics:
 $t_r \leq 5$ ns, $t_f \leq 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms;
 for 74LS90, 74LS93 $t_r \leq 15$ ns, $t_f \leq 5$ ns, PRR = 1 MHz, duty cycle = 50%.
- B. C_L includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.
- D. Each reset input is tested separately with the other reset at 4.5 V.
- E. Reference waveforms are shown with dashed lines.
- F. $V_{ref} = 1.5$ V. For 74LS90 and 74LS93 $V_{ref} = 1.3$ V.

FIGURE 1A

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. Input pulses are supplied by a generator having the following characteristics:
 $t_r \leq 5$ ns, $t_f \leq 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms;
for 74LS90, 74LS93, $t_r \leq 15$ ns, $t_f \leq 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms.
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.
 - D. Each reset input is tested separately with the other reset at 4.5 V.
 - E. Reference waveforms are shown with dashed lines.
 - F. $V_{ref} = 1.5$ V. For 74LS90 and 74LS93; $V_{ref} = 1.3$ V.



以上信息仅供参考. 如需帮助联系客服人员。谢谢 XINLUDA