

## PWM+QR Multi-mode Controller with Primary Side Regulation

REV. 00

### General Description

In order to enhance the efficiency performance, the LD9175 integrates the multi-mode PWM controller, which consists of Quasi-Resonant (QR) PWM control for light load condition and Continue Conduction Mode (CCM) for heavy load condition. Moreover, the QR controller gains the system performance, but also brings the worse EMI capability, especially at boundary mode in heavy load. While the frequency swapping function of LD9175 can reduce the EMI emission of SMPS and helps the power circuit designers to simply deal with EMI filter and saves several component and developing time.

The LD9175 is implemented in SOP-8 and DIP-8 package, and includes the comprehensive protection function, such as Over Load Protection (OLP), Over Voltage Protection (OVP), Output Short Circuit Protection (OSCP) and internal Over Temperature Protection (OTP). Furthermore, the programmable brown-in/out protection is built-in.


### Features

- PSR CCM+QR Multi-Mode Control.
- Frequency Swapping for better EMI performance
- Low Startup Current (<math><1.5\mu\text{A}</math>)
- Built-in load regulation compensation
- 75 kHz PWM switching frequency at Low Line
- Current mode control with cycle-by-cycle current limit
- UVLO (Under Voltage Lock Out)
- LEB (Leading-Edge Blanking) on CS pin
- VCC & FB OVP (Over Voltage Protection)
- SDSP (Secondary Diode Short Protection)
- Internal OTP (Over Temperature Protection)

### Applications

- Networking power supply
- Lower Power AC/DC Adaptor

### Typical Application



## Pin Configuration

SOP-8 (Top View)



YY: Year code  
 WW: Week code  
 PP: Production code

DIP-8 (Top View)



YY: Year code  
 WW: Week code  
 PP: Production code

## Ordering Information

Part number	Package	TOP MARK	Shipping
LD9175 GS	SOP-8	LD9175GS	2500 /tape & reel
LD9175 GN	DIP-8	LD9175GN	3600 /tube / carton

The LD9175 is ROHS compliant/ green packaged.


## Protection Mode

Part number	Switching Frequency	VCC_OVP	FB_OVP	FB_O/S	OLP	SDSP
LD9175	75kHz@ Low Line	Auto recovery				

## Pin Descriptions

NAME	PIN (SOP-8)	PIN (DIP-8)	FUNCTION
VCC	1	1	Voltage supply pin
FB	2	2	Auxiliary voltage sense and quasi-resonant detection
COMP	3	3	Output of the error amplifier for voltage compensation.
CS	4	4	Current sense pin
DRAIN	5,6	5,6	The drain of internal power MOSFET
GND	7,8	7,8	Ground

## Block Diagram



## Absolute Maximum Ratings

Supply Voltage VCC.....	32V
DRAIN.....	-0.3V~680V
FB, CS.....	-0.3V~6.0V
Maximum Junction Temperature.....	150°C
Storage Temperature Range.....	-65°C to 150°C
Package Thermal Resistance (SOP-8, $\theta_{JA}$ ).....	106°C/W
Power Dissipation (SOP-8, at Ambient Temperature = 85°C).....	377mW
Package Thermal Resistance (DIP-8, $\theta_{JA}$ ).....	80°C/W
Power Dissipation (DIP-8, at Ambient Temperature = 85°C).....	500mW
Lead temperature (Soldering, 10sec).....	260°C
ESD Voltage Protection, Human Body Model (DRAIN pin is exclusive).....	2.5 KV
ESD Voltage Protection, Machine Model (DRAIN pin is exclusive).....	250 V

Note1: The value of  $\theta_{JA}$  is measured with the device mounted on 1oz one layer FR-4 board, in a still air environment with TA = 25°C. The value in any given application depends on the user's specific board design

### Caution:

Stress exceeding maximum ratings may damage the device. Maximum ratings are stress ratings only. Functional operation above the recommended operating conditions is not implied. Extended exposure to stress above recommended operating conditions may affect device reliability.

## Recommended Operating Conditions

Item	Min.	Max.	Unit
Operating Junction Temperature	-40	125	°C
VCC voltage	12	16	V
VCC capacitor	4.7	10	μF
COMP Capacitor	680	2200	pF
Start-up resistor Value (AC Side, Half Wave)	400K	2M	Ω

### Note:

1. It's essential to connect VCC pin with a SMD ceramic capacitor (0.1μF~0.47μF) to filter out the undesired switching noise for stable operation. This capacitor should be placed close to IC pin as possible.
2. Connecting a capacitor to COMP pin is also essential to filter out the undesired switching noise for stable operation.
3. The small signal components should be placed close to IC pin as possible.

## Electrical Characteristics

( $T_A = +25^\circ\text{C}$  unless otherwise stated,  $V_{CC}=12.0\text{V}$ )

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
<b>Supply Voltage (VCC Pin)</b>						
Startup Current	$V_{CC}=\text{UVLO-ON}-0.05\text{V}^*$	$I_{CC\_ST}$			1.5	$\mu\text{A}$
Operating Current	$V_{COMP}=0\text{V}^*$	$I_{CC\_OP}$		0.35	0.7	$\text{mA}$
	$V_{COMP}=3.5\text{V}$	$I_{CC\_OP2}$	0.75	1.5	2.25	$\text{mA}$
	Auto current protection	$I_{CC\_OPA1}$	0.4	0.8	1.2	$\text{mA}$
UVLO (OFF)		$V_{CC\_OFF}$	6.5	7.0	7.5	V
UVLO (ON)		$V_{CC\_ON}$	15.5	16.5	17.5	V
VCC OVP Level		$V_{CC\_OVP}$	26.5	28	29.5	V
VCC OVP de-bounce time	*	$N_{VCC\_OVP}$		6		Cycle
<b>QRD (Quasi Resonant Detection, FB Pin)</b>						
Reference Voltage, $V_{REF}$		$V_{REF}$	1.98	2.00	2.02	V
Load Compensation Current		$I_{LOAD\_COMP}$	8.1	9	9.9	$\mu\text{A}$
<b>Current Sense (CS Pin)</b>						
Maximum Input Voltage	Low Line	$V_{CS\_MAX}$	0.9	1	1.1	V
Maximum Input Voltage	High Line*	$V_{CS\_MAX}$		0.8		V
Minimum $V_{CS}$ -off	Low Line	$V_{CS\_MIN\_L}$	0.12	0.145	0.17	V
Leading Edge Blanking Time	*	$t_{LEB}$		600		ns
Internal Slope Compensation	$T_{ON}>1.5\mu\text{s}$ to $T_{ON\_MAX}$ . (Linearly increase)*	$V_{SLP\_L}$		225		mV
<b>Oscillator for Switching Frequency</b>						
CCM Frequency	Low Line	$F_{CCM}$	67	75	83	kHz
Minimum Frequency		$F_{S\_MIN}$	300	350	400	Hz
Maximum On Time	*	$T_{ON\_MAX}$	10	12	14	$\mu\text{s}$
<b>Soft Start</b>						
Soft Start Time	$V_{CS}$ -off from 0.5V to $V_{CS\_MAX(OFF)}^*$	$t_{SS}$		5		ms
<b>FB OVP (Feedback Over Voltage Protection)</b>						
FB Over Voltage Protection	*	$V_{FB\_OVP}$		2.4		V
<b>Open Loop Protection</b>						
OLP Trip Level	*	$V_{OLP}$		4.5		V
OLP delay time	After soft-start*	$T_{D\_OLP}$		65		ms

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
<b>SDSP (Secondary Diode Short Protection)</b>						
SDSP CS Pin Level	Secondary diode short*	V <sub>CS_SDSP</sub>		1.2		V
De-bounce Cycle	*	T <sub>D_SDSP</sub>		4		Cycle
<b>Internal OTP (Over Temperature)</b>						
OTP Level	*	T <sub>OTP</sub>		145		°C
OTP Hysteresis	*	T <sub>OTP_HYS</sub>		22		°C
<b>MOSFET Drain (DRAIN Pin)</b>						
Breakdown Voltage	*	V <sub>DS</sub>	680			V
On Resistance	*	R <sub>DS_ON</sub>		1.4	1.82	Ω

\*: Guaranteed by design.

## Typical Performance Characteristics




Fig. 1 UVLO (on) vs. Temperature




Fig. 2 UVLO (off) vs. Temperature




Fig. 3 Startup Current vs. Temperature




Fig. 4 Max Frequency vs. Temperature




Fig. 5 CCM Frequency vs. Temperature




Fig. 6 Min Frequency vs. Temperature




Fig. 7 Reference Voltage vs. Temperature




Fig. 8 Load Compensation vs. Temperature




Fig. 9  $V_{CSMAX}$  (Low Line) vs. Temperature




Fig. 10  $V_{CCOVP}$  vs. Temperature




Fig. 11  $R_{ds(on)}$  vs. Temperature

## Application Information

### Operation Overview

The LD9175 is an excellent primary side feedback controller with quasi-resonant operation to provide high efficiency. The LD9175 removes the need for secondary feedback circuits while achieving excellent line and load regulation. It meets the green-power requirement and is intended for the use in those modern switching power suppliers and linear adaptors that demand higher power efficiency and power-saving. It integrates with more functions to reduce the external components counts and the size. Major features are described as below.

### Under Voltage Lockout (UVLO)

An UVLO comparator is implemented in it to detect the voltage across VCC pin. It would assure the supply voltage enough to turn on the LD9175 and further to drive the power MOS. As shown in Fig. 12, a hysteresis is built in to prevent shutdown from voltage dip during startup.




Fig. 12

### Startup Current and Startup Circuit

The typical startup circuit to generate VCC of the LD9175 is shown in Fig. 13. At startup transient, the VCC is below the UVLO(ON) threshold, so there's no pulse delivered out from LD9175 to drive the power MOS. Therefore, the current through  $R_{START}$  will be used to charge the capacitor C1. Until the VCC is fully charged to deliver the drive-out signal, the auxiliary winding of the transformer will provide supply current. Lower startup current requirement on the PWM controller will help to increase the value of  $R_{START}$  and then reduce the power consumption on  $R_{START}$ . By using CMOS process and some unique circuit design, the LD9175 requires only 1.5µA max to start up. Higher resistance of  $R_{START}$  will spend much more time to start up. The user is recommended to select proper value of  $R_{START}$  and C1 to optimize the power consumption and startup time.




Fig. 13

### Principle of CV Operation

In this primary side regulation converter, it can sense the output voltage from auxiliary winding. LD9175 samples the auxiliary winding on the primary-side to regulate the output voltage, as shown in the Fig. 14. The voltage

induced in the auxiliary winding is a reflection of the secondary winding voltage while the MOS is in off state. Via a resistor divider connected between the auxiliary winding and FB pin, the auxiliary voltage is sampled after the sample delay time which is defined as 34~42% of secondary current discharge time from previous cycle. And will be hold until the next sampling period. The sampled voltage is compared with an internal reference  $V_{REF}$  (2.00V) and the error will be amplified. The error amplifier output COMP reflects the load condition and controls the duty cycle to regulate the output voltage, thus constant output voltage can be achieved. The output voltage is given as:

$$V_{OUT} = 2.00V \left(1 + \frac{R_a}{R_b}\right) \left(\frac{N_s}{N_a}\right) - V_F$$

Where  $V_F$  indicates the drop voltage of the output diode,  $R_a$  and  $R_b$  are top and bottom feedback resistor value,  $N_s$  and  $N_a$  are the turns of transformer secondary and auxiliary.

In case that the output voltage is sensed through the auxiliary winding; the leakage inductance will induce ringing to affect output regulation. To optimize the collector voltage clamp circuit will minimize the high frequency ringing and achieve the best regulation. Fig. 15 shows the voltage waveform of drain to source in compare to those with large undershoot due to leakage inductance induced ring (Fig. 16). The ringing may make the sample error and cause poor performance for output voltage regulation. A proper selection for resistor  $R_s$  which in series to the clamp diode, may reduce any large undershoot, as shown in Fig. 14.




Fig. 14




Fig. 15




Fig. 16

## Load Regulation Compensation

LD9175 is implemented with load regulation compensation to compensate the cable voltage drop and to achieve a better voltage regulation. The offset voltage across FB is produced by the internal sink current source during the sampling period. The internal sink current source is proportional to the value of over load current to

compensate the cable loss as shown in Fig. 17. So, the offset voltage will decrease linearly and smoothly as the output current decreases from full-load to no-load. It is programmable by adjusting the resistance of the voltage divider to compensate the drop for cable lines used in various conditions. The equation of internal sink current is shown as:

$$I_{LOAD\_COMP} = 9 \times \frac{I_{RATED}}{I_{OLP}} (\mu A)$$

where

The  $I_{RATED}$  means the output current in rated.

The  $I_{LC}$  is calculated current of load compensation.

The  $I_{OLP}$  means the over load protection current.

For Networking used to set the  $I_{OLP}=130\% \sim 150\% \times I_o$

The compensation current versus  $I_o$  is shown as:




Fig. 17

## Oscillator and Switching Frequency

The LD9175 is implemented with frequency swapping function which helps the power supply designers to both optimize EMI performance and lower system cost.

## Quasi-Resonant Mode Detection

The LD9175 employs quasi-resonant (QR) switching scheme to switch in valley-mode either in CV or CC operation. This will greatly reduce the switching loss and the ratio  $dv/dt$  in the entire operating range for the power supply. Fig. 18 shows the typical QR detection block. The QR detection will detect auxiliary winding signal to drive MOS as FB pin voltage drops to 0.2V. The QR comparator will not activate if FB pin voltage remains above 0.4V.




Fig. 18

## Multi-Mode Operation

The LD9175 is a QR+CCM controller operating in multi-modes. The controller changes operation modes according to line voltage and load conditions. At heavy-load, there might be two situations to meet. If the system AC input is in low line, for better performance in low line ripple and decrease primary side peak current, the LD9175 will turn on in CCM-Mode with CCM frequency 75 kHz. If in high line, the switching frequency will decrease to 65 kHz, in this state, the controller will work in QR mode or skip the first valley to turn on in 2<sup>nd</sup>, 3<sup>rd</sup>...valley. The switching frequency would vary depending on the line voltage and the load conditions when the system is operated in multi-mode. The most specially is the

switching frequency would rise to up to 100 kHz, due to the low line ripple could be eliminated by adjust Ra.

At medium load conditions (operation frequency about 25 kHz ~ 75 kHz in low line), the frequency is clamped between green mode frequency and maximum frequency. However, the characteristic in valley switching behaves will without problem in this condition. The LD9175 will turn on in 4<sup>th</sup>, 5<sup>th</sup>.... Valley. That is, when the load decreases, the system will automatically skip some valleys and the switching frequency is therefore reduced. A smooth frequency fold-back and high power efficiency are then achieved. Also the light load condition, makes the switching frequency decreases to 25 kHz, the better efficiency is achieved equally.

At zero load or very light load conditions, the system operates in minimum frequency for power saving. The system modulates the frequency according to the load conditions.

## Current Sensing and Leading-Edge Blanking

The typical current mode of PWM controller feedbacks both current signal and voltage signal to close the control loop and achieve regulation. As shown in Fig. 14, the LD9175 detects the primary MOS current from the CS pin, which is not only for the peak current mode control but also for the pulse-by-pulse current limit. The maximum voltage threshold of the current sensing pin is set at 1.0V in low line, 0.8V in high line. From above, the MOSFET peak current can be obtained from below.

$$I_{PEAK(MAX)} = \frac{1.0V}{R_{CS}} \quad \text{At Low Line}$$

$$I_{PEAK(MAX)} = \frac{0.8V}{R_{CS}} \quad \text{At High Line}$$

A leading-edge blanking (LEB) time about 600ns is included in the input of CS pin to prevent the false-trigger from the turn-on current spike.

## High/Low Line Detection

LD9175 has setting the high/low line detect voltage through (Ra), assume that  $V_{HL,H}$  is the boundary voltage between high/low line detect level. The equation of Ra is shown as:

$$R_a = \frac{V_{HL,H} \times \sqrt{2} \times \frac{N_a}{N_p}}{220\mu A}$$

The low line current as 200μA, according to the Ra value the C.C. compensation will adjust at different lines voltage.

## Principle of C.C. Operation

The primary side control scheme is applied to eliminate secondary feedback circuit or opto-coupler, which will reduce the system cost. The switching waveforms are shown in Fig. 19. The output current “Io” can be expressed as:

$$\begin{aligned} I_O(A) &= \frac{i_{S,M} \times T_{DIS}}{T_S} \\ &= \frac{N_P}{N_S} \times i_{P,M} \times \frac{T_{DIS}}{T_S} \\ &= \frac{N_P}{N_S} \times \frac{V_{CSM}}{R_{CS}} \times \frac{T_{DIS}}{T_S} \end{aligned}$$

The primary mean current ( $i_{P,M}$ ), The secondary mean current ( $i_{S,M}$ ), inductor current discharge time ( $T_{DIS}$ ) and switching period ( $T_S$ ) can be detected by the IC. The ratio of  $V_{CSM} \cdot T_{DIS} / T_S$  will be modulated as a constant ( $V_{CSM} \cdot T_{DIS} / T_S = I_{CC} = 1/4$ ), so that  $I_O$  can be obtained as

$$\begin{aligned} I_O(A) &= \frac{N_P}{N_S} \times \frac{V_{CSM}}{R_{CS}} \times \frac{T_{DIS}}{T_S} \\ &= \frac{N_P}{N_S} \times \frac{I_{CC}}{R_{CS}} \end{aligned}$$

However this is an approximate equation. The user may fine-tune it according to the experiment result.




Fig. 19

## OVP (Over Voltage Protection) on VCC – Auto Recovery

LD9175 is implemented with OVP function through VCC. As the VCC voltage rises over the OVP threshold voltage, the output drive circuit will be shut off simultaneously thus to stop the switching of the power MOS until the next UVLO (ON) arrives. The VCC OVP function of LD9175 is an auto-recovery type protection. The Fig. 20 shows its operation. That is, if the OVP condition is removed, it will resume to normal output voltage and VCC level in normal condition.




Fig. 20

## Over Load Protection (OLP) & FB Short Circuit Protection – Auto Recovery

LD9175 is implemented with OLP function. LD9175 features auto recovery function of it. In the example of the fault condition, the feedback system will force the voltage loop enter toward the saturation. As the built in  $V_{COMP}$  tripped pull high level and stay for more than the OLP delay time, the protection will be activated and then turn off the gate output to stop the switching of power circuit. The OLP delay time is set by internal high frequency counter. It is to prevent the false triggering from the power-on and turn-off transient. In soft start period, the Fig. 21 shows the operation. While FB is short to GND, FB pin keeps in zero voltage level. If FB cannot detect any voltage signal over 0.2V in the beginning of soft start period, then the soft start will turn to generate a driving signal and keep auto recovery until FB short remove.




Fig. 21

## Over Voltage Protection on FB pin (FB OVP)

### - Auto Recovery

An output overvoltage protection is implemented in the LD9175. The auxiliary winding voltage can be reflected from secondary winding, in which the FB pin voltage is proportional to output voltage during the gate off time. OVP is worked by sensing the auxiliary voltage via the divided resistors  $R_b$ , refereeing to Fig. 22. If  $V_{FB}$  overs the FB OVP trip level, the internal counter starts counting 6 cycles, and then LD9175 goes to auto-recovery protection mode till the FB OVP status is defused.




Fig. 22

## Secondary Diode Short Protection (SDSP) – Auto Recovery

The logic of SDSP is described briefly as follows. If VCS is higher than 1.2V, the count is up to 4 times in 20ms. Its gate will be turned-off, shown as Fig. 23.




Fig. 23

## PCB Layout Guideline – Power GND & Signal GND

As shown in Fig. 24. The orange power ground path should be wide enough and keep away from low voltage path. The ground of auxiliary winding through FB resistor ground and a low voltage signal as COMP loop should return IC ground to avoid antenna effect, and makes the loop as small as possible. The trace between GND of VCC capacitor and the bulk capacitor ground should be as wide and short as possible. The snubber circuit needs to shorten the loop and tries to avoid getting close to the low voltage loop, which is presented in blue line. Finally, the VCC ground is back to bulk cap ground as shown in green line.





Fig. 24

## Package Information


DIP-8



Symbol	Dimension in Millimeters		Dimensions in Inches	
	Min	Max	Min	Max
A	9.017	10.160	0.355	0.400
B	6.096	7.112	0.240	0.280
C	-----	5.334	-----	0.210
D	0.356	0.584	0.014	0.023
E	1.143	1.778	0.045	0.070
F	2.337	2.743	0.092	0.108
I	2.921	3.556	0.115	0.140
J	7.366	8.255	0.29	0.325
L	0.381	-----	0.015	-----

## Package Information

SOP-8



Symbols	Dimensions in Millimeters		Dimensions in Inch	
	MIN	MAX	MIN	MAX
A	4.801	5.004	0.189	0.197
B	3.810	3.988	0.150	0.157
C	1.346	1.753	0.053	0.069
D	0.330	0.508	0.013	0.020
F	1.194	1.346	0.047	0.053
H	0.178	0.254	0.007	0.010
I	0.102	0.254	0.004	0.010
J	5.791	6.198	0.228	0.244
M	0.406	1.270	0.016	0.050
$\theta$	0°	8°	0°	8°

**Revision History**

REV.	Date	Change Notice
00	06/14/2019	Original Specification

**Important Notice**

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.