

56-Output Serial-to-Parallel LED Driver / 52 GPIO Control Unit

Features

- Supports serial-to-parallel dual LED driver and GPIO controller
- Serial-to-parallel LED Driver
- Support one serial input with 56 parallel LEDs or triple serial input with 16 parallel LEDs for each serial input.
- Support 4~16mA adjustable current source driving without current-limiting resistor
- Support LED off mode for power saving function
- Provides cascade ability to provide more LED driver outputs.
- Support 1.8V to 3.3V logic level at the serial input stage
- Single 3.3V supply voltage for core and LED driver
- General Purpose Input Output (GPIO)
 - Can be accessed by 2 wire serial interface
 - Provide 52 General Purpose inputs or outputs
 - Provide adjustable Input stable interval for input de-bouncing function
 - Provides up to 4 device ID
 - Provides interrupt for input change
 - Provides interrupt mask for each input
 - System clock input up to 25MHz
- 0.35 um process
- 68 pin QFN with E-pad 8x8mm package
- Single 3.3V power source

General Description


The IP403 is a dual-functional controller chip, the serial-to-parallel LED driver and GPIO controller. The serial-to-parallel LED driver can replace up to 7 74LV164 glue logic chips.

The GPIO controller is similar to the commonly used 8255 I/O controller. Furthermore IP403 provides the programmable input stable timer, allowing the designer to set the input de-bounce time. IP403 also provides the flexibility for the designer to program the interrupt source of individual input change.

When set to LED driver mode, IP403 can directly drive 56 LEDs or 48 LEDs, depending on either single serial input or triple serial input. If set to single serial input mode, all LED driver pins are linked internally with the internal shift registers. If set to triple serial input mode, each serial input corresponds to 16 LED driver pins, meaning that 48 LEDs driver pins in total. In GPIO mode provide 52 GPIO.

Application

- Serial-to-parallel LED Driver
 - High port count switch LED driver
 - Bi-color or mono-color LED driver
 - Static (non-scan method) 7 digit 7-segment LED driver
 - LED matrix driver
- General Purpose Input Output(GPIO)
 - Factory/Office security system
 - Keyboard scanning
 - LED display board control
 - Ethernet I/O





Data Sheet

Tal	ole of Conte	nts	
Fea	atures		
Ge	neral Descrip	otion	
Aр	olication		
1	PIN Diagrar	m (68QFN top view)	4
2		tions	
3		Description	
		al-to-Parallel LED Mode	
	3.1.1	56-bit Serial-to-Parallel LED	8
	3.1.2	Triple 16-bit Serial-to-Parallel LED	10
	3.1.3	LED Off	12
	3.2 GPI	O Mode	12
	3.2.1	Programmable Input De-bounce Time	12
	3.2.2	Interrupt	12
	3.2.3	Serial Control Interface	12
4		escription	
5	Electrical C	haracteristics	16
	5.1 Abs	olute Maximum Ratings	16
	5.2 DC	Characteristics	16
	5.3 I/O (Characteristics	16
6		eristics	
		rmal Resistor	
7		mation	
8	Physical Dir	mensions	18



Revision History

Revision Number	Revision
R01	First Release
R02	 Add application diagrams of LED driver mode. Revise the feature and application
R03	 Modify the pin description of Mode[2:0] Modify the description of Serial-to-parallel LED mode
R04	 Add AC/DC characteristics paramter Modify the pin number for correct pin 10~12 description – page 6,7 Modify the pin number for correct pin 48 M_CLK description – page 7 Modify the LED driver output pin and Last_Stage_out1,2 number for correct pin 38~31,29~12,10~1,68~61,59~52 and 35,36 description – page 6,

Legal Disclaimer

This document probably contains the inaccurate data or typographic error. In order to keep this document correct, IC Plus reserves the right to change or improve the content of this document.



1 PIN Diagram (68QFN top view)

	51	49 48	46	45 44 43	42 41 40	39 38	36	35	
		ا لـــا لـــا ا					шШ	ш	
	CLEAR	VDD_IO	Mode[0]	Last_sta Mode[2] Mode[1]	154 / 155 / 156 /)52/)50 /	1 49 /	
	Ā	으 뜻	Mode[0] LED_DAT0	_stac)[2])[1]		Q52 / GPIO_52 Q53 / LED_DA [.]	Q50 / Last_sta Q51 / GPIO_51	Las	
		(6/1	0	je_o		O_5	t_st	_st	
52 Q1 / GPIO_1		LED_CLK0/M_CLK VDD_IO		ut0/	\(\frac{1}{2}\)	2	age_	age_	Q48 / GPIO_48 34
53 Q2 / GPIO_2		' Σ		Inte	CPU	Dev	out	out	Q47 / GPIO_47 33
54 Q3 / GPIO_3				Last_stage_out0 / Interrupt Mode[2] Mode[1]	Q54/LED_CLK1/Device_ID Q55/LED_DAT2/CPU_DAT Q56/LED_CLK2/CPU_CLK	/ice_	? / ଜ	<u>_</u>	Q46 / GPIO_46 32
55 Q4 / GPIO_4				•	Q54/LED_CLK1/Device_ID[1] Q55/LED_DAT2/CPU_DAT Q56/LED_CLK2/CPU_CLK	Q52 / GPIO_52 Q53 / LED_DAT1 / Device_ID[0]	Q50 / Last_stage_out2 / GPIO_50 Q51 / GPIO_51	Q49 / Last_stage_out1 / GPIO_49	Q45 / GPIO_45 31
56 Q5 / GPIO_5			r –				50	49	VDD 30
57 Q6 / GPIO_6			į		!				Q44 / GPIO_44 29
58 Q7 / GPIO_7			į	69	į				Q43 / GPIO_43 28
59 Q8 / GPIO_8				E-Pa	 				Q42 / GPIO_42 27
60 VDD			ļ	GN					Q41 / GPIO_41 26
61 Q9 / GPIO_9					- !				Q40 / GPIO_40 25
62 Q10 / GPIO_10			L.		!				Q39 / GPIO_39 24
63 Q11 / GPIO_11				IP4	U3				Q38 / GPIO_38 23
64 Q12 / GPIO_12									Q37 / GPIO_37 22
65 Q13 / GPIO_13				(68-Q	FN)				Q36 / GPIO_36 21
66 Q14 / GPIO_14									Q35 / GPIO_35 20
67 Q15 / GPIO_15									Q34 / GPIO_34 19
68 Q16 / GPIO_16									Q33 / GPIO_33 18
	148	_19 _20	² 2	24 23	_26 27	28	_303	32	
	Q17 / GPIO_17 Q18 / GPIO_18	Q19 / GPIO_19 Q20 / GPIO_20	Q21 / GPIO_21 Q22 / GPIO_22	Q23 / GPIO_23 Q24 / GPIO_24 Q25 / GPIO_25	Q26 / GPIO_26 VDD Q27 / GPIO_27	Q28 / GPIO_28 Q29 / GPIO_29	Q30 / GPIO_30 Q31 / GPIO_31	Q32 / GPIO_32	
•	7/G 8/G	9/6 9/6	1/G 2/G	3/G 4/G 5/G	6/G 7/G	8 / G	0/G 1/G	2 / G	
	<u>8</u> 8	و م و	02	8 8 8	Q26, VDD Q27,	8 8	တ္ထိ တိ	03	
	- 2	8 4	9	8 6	5 7 2	13	15	17	



2 Pin Descriptions Abbreviation

Abbreviation	Description
Р	Power and Ground
1	Input
LI	The input is latched at the end of reset and used as a default value
0	Output
I/O	Schmitt trigger input/ Output
OD	Open drain output
IPH	Schmitt trigger input with 60K ohm internal pull high
IPL	Schmitt trigger input with 60K ohm internal pull low

Pin no.	Label	Туре			
System C	onfiguration				
			These	pins are used to confi	gure the operating mode.
			MODE [2:0]	Mode	Description
			000	TEST mode	Reserved for test.
			001	GPIO mode	General Purpose Input Output mode
			010	56-bit LED shift left	56-bit serial-to-parallel LED mode. The LED state will be shifted from Q1 to Q56.
44 45 40	MODEIO OI	IDII	100	56-bit LED shift right	56-bit serial-to-parallel LED mode. The LED state will be shifted from Q56 to Q1.
44,45,46	MODE[20]	IPH	110	Turns off all LEDs in 56-bit LED mode	urns LED off
			111	Turns all LEDs off in triple 16-bit LED mode.	Turns LED off
			011	Triple 16-bit LED shift left	Triple 16 bits serial-to-parallel LED mode. The LED state will be shifted from Q1 to Q16, from Q17 to Q32 and from Q33 to Q48.
			101	Triple 16-bit LED shift right	Triple 16 bits serial-to-parallel LED mode. The LED state will be shifted from Q16 to Q1, from Q32 to Q17 and from Q48 to Q33.
Low active input. CLEAR I Low active input. This pin is used to reset the internal register to the default and should be set to "low" state for at least 0.1 ms.					· ·



Pin description (continued)

LED mode

LED mode Pin no.	Label	Туре	
	arallel LED Driver	туре	
38~31 29~12 10~1 68~61 59~52	Q52~Q1	0	The LED driver output, The current flowing on the LED can be adjusted by setting a resistor on ISET(see Pin 51).
47 48	LED_DAT0; LED_CLK0	ı	LED_DAT0 is the data input pin of the serial-to-parallel shift register. When set to 56-bit LED mode, IP403 utilizes these pins as the clock source and data source to shift all registers. When set to triple 16-bit LED mode, IP403 utilizes these pins as the clock source and data source for these shift registers corresponding to Q[16:1]. The signal level of these pins should comply with the operating voltage of VDD_IO.
39 40 41 42	LED_DAT1/Q53; LED_CLK1/Q 54 LED_DAT2/Q 55; LED_CLK2/Q 56;	I/O	Triple 16-bit LED mode: When set to this mode, IP403 functions as 3 separate serial-to-parallel shift registers. LED_CLK0 and LED_DAT0 correspond to the first 16-bit shift register, named as Q[16:1]. LED_CLK1 and LED_DAT1 correspond to the second 16-bit shift register, named as Q[32:17]. LED_CLK2 and LED_DAT2 correspond to the third 16-bit shift register, named as Q[48:33]. 56-bit LED mode: When set to this mode, theses pins function as a 56-bit serial-to-parallel LED driver.
35		0	The output comes from the last stage of the serial-to-parallel shift register. The designer can use this pin to cascade to the next LED_DAT input. In triple 16-bit mode, the Q49 and Q50 function as the last stage of the third and second serial-to-parallel shift register respectively.
51	ISET	-	In serial-to-parallel LED mode, the LED current is determined by setting a proper resistor on this pin. Leave this pin unconnected in GPIO mode. The relationship between the resistor and the current is as following. 6.2K:16mA 8.2K:12mA 12.4K:8mA 24.8K:4mA




Pin no.	Label	Туре							
GPIO Mode									
38~31 29~12 10~1 68~61 59~52	GPIO52~GPIO1	I/O	There pins can be configured as input or output by setting register 00h~03h. These pins are set to input state by reset default.						
39 40	Device_ID[0] Device_ID[1]	I	In GPIO mode, each IP403 should be set to a unique device ID. With this ID, the CPU can identify which device is under control.						
48 M_CLK I/O Main clock input pin in GPIO mode. The maximum input clock frequency is 25Mhz.									
41	CPU_DAT	I/O	If IP403 is set to GPIO mode, this pin function as the data pin of the serial management interface. The CPU can read/write the internal register through this interface.						
42	CPU_CLK	I	CPU access clock input in GPIO mode. In conjunction with CPU_DAT, this pin function as the serial management interface. The maximum clock rate is 1/2 system clock.						
		0	In GPIO mode, this pin indicates the input state change. The interrupt pin is self-cleared after all of Reg 12~15h registers are read.						
System Po	wer Supply								
11,30,60	VDD	PWR	3.3V supply voltage of core.						
69(E-Pad)	VSS	PWR	The exposed pad is the ground of this chip.						
49	VDD_IO	PWR	3.3V~1.8V supply voltage for LED_CLK[2:0]; LED_DAT[2:0] input stage.						



Functional Description 3.1 Serial-to-Parallel LED Mode


3.1.1 56-bit Serial-to-Parallel LED

LED_CLK0 is used as the global clock input of 56-bit shift registers and LED_DAT0 is the data input. IP403 sequentially shifts LED status at the rising edge of LED_CLK0. There are 2 modes for 56-bit serial-to-parallel LED mode, shift to left and shift to right.




56-Bit Mono-color LED






56-Bit Bi-color LED + Mono-color LED

• If mode[2:0] pins are set to "010", the last bit present on LED_DAT0 will be stored on Q1.




• If mode[2:0] pins are set to "100", the last bit present on LED_DAT0 will be stored on Q56.






3.1.2 Triple 16-bit Serial-to-Parallel LED

If Mode[2:0] pins are set to triple 16-bit shift register, Q1~ Q48 are divided as triple serial-to-parallel LED output. LED_CLK0, LED_DAT0 corresponds to Q1~ Q16 LED driver pins. Similarly LED_CLK1, LED_DAT1, LED_CLK2 and LED_DATA2 correspond to Q17~ Q32 and Q33~Q48 respectively.









Triple 16-bit : Bi-color LED + Mono-color LED

• If Mode[2:0] = "011", the last incoming bits present on LED_DAT0, LED_DAT1 and LED_DAT2 are stored at Q1, Q17 and Q33 respectively.



 If Mode[2:0] = "101", the last incoming bit present on LED_DAT0, LED_DAT1 and LED_DAT2 are stored at Q16, Q32 and Q48 respectively.





3.1.3 LED Off

For most application, the Ethernet switch is mounted on the chassis and is invisible to the network administrator. In this case, it may be necessary to turn LED off to save the power consumption. IP403 can perform this function by setting Mode[2:0] pins to "111" while using triple 16-bit LED mode or setting to "110" while using 56-bit LED mode.

3.2 GPIO Mode

If Mode[2:0] pins are set to "001", IP403 will function as a 52-bit General Purpose Input/Output(GPIO) controller. This function is much like the commonly used I/O controller 8255. In addition to the input/output attribute, IP403 also supports the following functions for various applications.

3.2.1 Programmable Input De-bounce Time

In some applications, it may be desired to filter the input bounce until the input state is stable. IP403 provides a programmable timer to filter the bounce. The de-bounce time can be calculated by the following formula.


3.2.2 Interrupt

The interrupt is activated upon the state change of the selected input. Each input can be programmed to generate an interrupt as long as the corresponding interrupt is not masked. Setting Reg0x10 to Reg0x13[3:0] to "0" will activate the interrupt of the corresponding input.

3.2.3 Serial Control Interface

If set to GPIO mode, IP403 can be configured through serial control bus which comprises CPU_CLK and CPU_DAT. Like the access cycle of the serial management interface, the serial control interface comprises the device ID, the read/write command, the address and the data. The access cycle is depicted as below.

By setting IP403 to the value, ranging from "0" to "3", the CPU can configure up to 4 IP403 in total.






4 Register Description Abbreviation description

Abbreviation	Description
SC	Self-Clear
LH	Latched High
LL	Latched Low
RO	Read Only
R/W	Read and Write
NA	Not Affected
RC	All bits are cleared to "0" after read

Note:

The register address listed in the following table is in "hex-decimal" number.


Reg Addr.	Registor Description	R/W	Default value					
GPIO cont	GPIO control register							
00H	REG_0 GPIO[52:49] input/output setting bit [3:0]: 1 : set to output 0 : set to input (default)	R/W	4'h-0					
01H	REG_1 GPIO[16:1] input/output setting bit [15:0]: 1 : set to output 0 : set to input (default)	R/W	16'h0000					
02H	REG_2 GPIO[32:17] input/output setting bit [15:0]: 1 : set to output 0 : set to input (default)	R/W	16'h0000					
03H	REG_3 GPIO[48:33] input/output setting bit [15:0]: 1 : set to output 0 : set to input (default)	R/W	16'h0000					
04H	REG_4 GPIO[16:1] output state. The output state of these pins are valid only if the corresponding bit of REG_1 is set to output. bit [15:0]: 1: output high 0: output low (default)	R/W	16'h0000					
05H	REG_5 GPIO[32:17] output state. The output state of these pins are valid only if the corresponding bit of REG_2 is set to output. bit [15:0]: 1: output high 0: output low (default)	R/W	16'h0000					
06H	REG_6 GPIO[48:33] output state. The output state of these pins are valid only if the corresponding bit of REG_3 is set to output. bit [15:0]: 1: output high 0: output low (default)	R/W	16'h0000					
07H	REG_7 GPIO[52:49] output state. The output state of these pins are valid only if the corresponding bit of REG_0 is set to output.	R/W	16'h6020					





Data Sheet

Reg Addr.	Registor Description	R/W	Default value
Reg Addr.	bit [3:0]: 1: output high 0: output low GPIO input stable time bit [8:4]: 5-bit counter for the input stable time (a) No effect on this counter if this register is set to 0 or 1. (b) setting a value between 2 to 127 will filter the input bounce noise of the GPIO input. The de-bounce time can be calculated by the following formula. (N-1)*P, where N is the value of bit[8:4] and P is bit[14:12] the input latch clock selection. bit [10:9]: input counting way 00,11: both positive edge and negative edge 10: only positive edge bit [11]: reserved bit [14:12]: input latch clock selection(P)	R/W	Default value
	000 : 1T(Time slot) 001 : 5T 010 : 25T 011 : 500T 100 : 2500T 101 : 50000T 110 : 250000T(default) 111 : 500000T Ex. The system clock input is 25MHz (1T=40ns) If bit[14:12] equals to 3'b101 and bit[8:4] equals to 5'd101, the input stable time is 50000x40nsx100 = 200ms. bit [15] : clear input changing counter 1 : clear 0 : no action		
08H	REG_8 GPIO[16:1]: Latched input bit [15:0]: 1: Input high 0: Input low(default)	RO	16'h0000
09H	REG_9 GPIO[32:17]: Latched input bit [15:0]: 1: Input high 0: Input low(default)	RO	16'h0000
0AH	REG_10 GPIO[48:33]: Latched input bit [15:0]: 1: Input high 0: Input low(default)	RO	16'h0000
0BH	REG_11 GPIO[52:49]: Latched input bit [15:0]: 1: Input high 0: Input low(default) bit [15:4]: 12-bit input level change counter	RO	16'h0000
0CH	REG_12 (RC) INTERRUPT[15:0] for GPIO[16:1]. bit [15:0]: 1: Input change occurred 0: No change	RC	16'h0000
0DH	REG_13 (RC) INTERRUPT[15:0] for GPIO[32:17]. The function of this register is the same as REG 0CH.	RC	16'h0000





Data Sheet

Reg Addr.	Registor Description	R/W	Default value
0EH	REG_14 (RC) INTERRUPT[15:0] for GPIO[48:33] The function of this register is the same as REG 0CH.	RC	16'h0000
0FH	REG_15 (RC) INTERRUPT[15:0] for GPIO[51:48] bit [3:0]: The function of this field is the same as REG 0CH. GPIO Status(RO): bit [4]: The Input level change counter overflows bit [5]: All GPIO are outputs bit [6]: All GPIO are inputs	RC/RO	7'h0000
10H	REG_16 Input interrupt mask for GPIO[16:1]. This register is valid only if GPIO is set to input. bit [15:0]:	R/W	16'h0000
11H	REG_17 Input interrupt mask for GPIO[32:17]. This register is valid only if GPIO is set to input. bit [15:0]:	R/W	16'h0000
12H	REG_18 Input interrupt mask for GPIO[48:33]. This register is valid only if GPIO is set to input. bit [15:0]:	R/W	16'h0000
13H	REG_19 Input interrupt mask for GPIO[52:49] (work when GPIO is set as input) bit [3:0]:	R/W	4'h0



5 Electrical Characteristics

5.1 Absolute Maximum Ratings

Stresses exceed those values listed under Absolute Maximum Ratings may cause permanent damage to the device. Functional performance and device reliability are not guaranteed under these conditions. All voltages are specified with respect to GND.

Supply Voltage -0.3V to 4.0V Input Voltage -0.3V to 5.0V
Storage Temperature -65°C to 150°C IC Junction Temperature 125°C
Ambient Operating Temperature (Ta) 0°C to 70°C

5.2 DC Characteristics

Symbol	Conditions	Minimum	Typical	Maximum	Unit
DVDD	Digital core supply voltage	2.97	3.3	3.63	
VDDO	I/O pad supply voltage	1.62	1.8	1.98	V
VDDO	1.8/3.3V(Selectable)	2.97	3.3	3.63	


5.3 I/O Characteristics

Symbol	Specific Name	VDDO	Min	Max	Unit
V _{IH}	Input High Threshold Voltage	1.8V	0.8	-	
	input riigii riiresnoid voitage	3.3V	1.2	-	
V_{IL}	Input Low threshold Voltage	1.8V	-	0.5	V
		3.3V	-	0.8	
V_{OH}	Output High Voltage	1.8V	1.8	-	
		3.3V	3.3	-	v
V_{OL}	Output Low Voltage	1.8V	-	0	
		3.3V	-	0	
V_{RST}	RESETB Threshold Voltage	1.8V	0.8	-	
		3.3V	1.2	-	



6 AC Characteristics

Symbol	Description	Min.	Тур.	Max.	Unit
F _{M_} clk	Main clock Frequency	-	-	25	Mhz
T _{M_CLK}	Main clock cycle time	40		-	ns
Ts_clk	Serial clock cycle time	80	-	-	ns
Tsu	Serial_DAT setup time	10	-	-	ns
Тн	Serial_DAT hold Time	10	-	-	ns
TD	Serial _CLK to CPU_DAT output delay	-	-	20	ns



6.1 Thermal Resistor

θ_{JA}	θις	Флс	Conditions	Units
89.8	22.3	12.9	2 Layer PCB	°C/W
33.8	18.0	4.6	4 Layer PCB	°C/W


^{*} PCB size : base on JEDEC standard specifications 3"x 4.5".

7 Order Information

Part No.	Package	Notice
IP403 LF	68-QFN	Lead free



8 Physical Dimensions



Symbol	Dimemsion(MM)			Dimemsion(Mil)		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	8.0	0.85	1.0	31	33	39
A1	0	0.02	0.05	0	1	2
A2		0.65	1.0		26	39
A3		0.2			8	
b	0.15	0.2	0.25	6	8	10
D	8.0 BSC			315 BSC		
D1	7.75 BSC			305 BSC		
D2	3.65	3.8	3.95	144 150 156		156
E	8.0 BSC			315 BSC		
E1	7.75 BSC			305 BSC		
E2	3.65	3.8	3.95	144	150	156
е	0.4 BSC		16 BSC			
L	0.3	0.4	0.5	12	14	16
θ	0°		14°	0°		14°

Note:

- 1. Refer to JEDEC STD: MO 220.
- 2. Dimension "b" applies to metallized terminal and is measured between 0.15 mm and 0.3 mm from the thermal tip. The terminal has optional radius on the other end of the terminal, the dimension B should not be measured in that radius area.