

P-Channel 35V (D-S) MOSFET, ESD Protected

GENERAL DESCRIPTION

The ME8107-G is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

FEATURES

- $R_{DS(ON)} \leq 7.2\text{m}\Omega @ V_{GS}=-10\text{V}$
- $R_{DS(ON)} \leq 12\text{m}\Omega @ V_{GS}=-4.5\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability



APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- LCD Display inverter

PIN CONFIGURATION

(SOP-8)

Top View



Ordering Information: ME8107(Pb-free)

ME8107-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	-35	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_A=25^\circ\text{C}$	I_D	-14	A
	$T_A=70^\circ\text{C}$		-11	
Pulsed Drain Current		I_{DM}	-59	A
Maximum Power Dissipation*	$T_A=25^\circ\text{C}$	P_D	2.5	W
	$T_A=70^\circ\text{C}$		1.6	
Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	°C
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	50	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper



P-Channel 35V (D-S) MOSFET, ESD Protected
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{BR(DSS)}	Drain-source breakdown voltage	I _D =-10mA, V _{GS} =0V	-35			V
V _{GS(th)}	Gate Threshold Voltage	V _{GS} = V _{DS} , I _D =-250 μA	-1		-3.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±16V			±10	μA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-30V, V _{GS} =0V			-1	μA
R _{Ds(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =-10V, I _D = -7A		5.5	7.2	mΩ
		V _{GS} =-4.5V, I _D = -6.5A		8	12	
V _{SD}	Diode Forward Voltage	I _{DR} =-7A, V _{GS} =0V		0.78	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DD} =-24V, V _{GS} =-4.5V, I _D =-13A		58		nC
Q _g	Total Gate Charge	V _{DD} =-24V, V _{GS} =-10V, I _D =-13A		120		
Q _{gs}	Gate-Source Charge			26		
Q _{gd}	Gate-Drain Charge			33		
t _{d(on)}	Turn-On Delay Time	V _{DD} =-15V, R _L =15Ω V _{GS} =-10V, R _G =6Ω		77		ns
t _r	Turn-On Rise Time			32		
t _{d(off)}	Turn-Off Delay Time			213		
t _f	Turn-Off Fall Time			64		
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=-1MHZ		5330		pF
C _{oss}	Output Capacitance			710		
C _{rss}	Reverse Transfer Capacitance			242		







Notes: a. Pulse test: pulse width \leq 300us, duty cycle \leq 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







P-Channel 35V (D-S) MOSFET, ESD Protected

Typical Characteristics (T_J =25°C Noted)




P-Channel 35V (D-S) MOSFET, ESD Protected

Typical Characteristics (T_J = 25°C Noted)



SOP-8 Package Outline



- Note: 1. Refer to JEDEC MS-012AA.
 2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

